

Paper Number(s): **E4.16**
AM3

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE
UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
EXAMINATIONS 2001

MSc and EEE PART IV: M.Eng. and ACGI

CURRENT-MODE ANALOGUE SIGNAL PROCESSING

Tuesday, 22 May 10:00 am

There are SIX questions on this paper.

Answer FOUR questions.

Time allowed: 3:00 hours.

Examiners: Toumazou,C. and Burdett,A.J.

Corrected Copy

Special instructions for invigilators: None

Information for candidates: None

- The circuit shown in *Figure 1* is a typical architecture for a current-feedback op-amp.
- Very briefly explain the operation of the circuit and comment upon why the slew rate of such an op-amp architecture can potentially be greater than $1000 \text{ V}/\mu\text{s}$. With the aid of a macro-model, explain the theoretical concept of current-feedback and how it results in constant bandwidth amplification.

(13 marks)

- Explain why the gain-bandwidth product of the amplifier remains almost constant for high values of voltage gain. What is the function of diodes $D_1 - D_4$ in the circuit?

(8 marks)

- Finally, connect the op-amp as a closed-loop non-inverting voltage amplifier and design the amplifier to have a voltage gain of 10 at a fixed bandwidth of approximately 10 MHz.

(4 marks)




Figure 1

2. The circuit of *Figure 2* is a precision switched-current integrator.

- a) Derive an expression for the time constant of the integrator. Assume the integrator is driven by non-overlapping clocks and that the switches are ideal.

(10 marks)

- b) Give two sources of current transmission error in the switched current memory cell, and suggest suitable circuit techniques which will reduce these errors.

(2 marks)

- c) The current-conveyor is an alternative building block to the operational amplifier for current-mode applications. Sketch a typical circuit for the current-conveyor based upon the use of the power supply leads of the operational amplifier. Connect the current-conveyor as a current-follower and explain why the architecture of the amplifier has a very high bandwidth potential.

(10 marks)

- d) Finally, draw circuits for a current-mode integrator and differentiator using the current-conveyor.

(3 marks)




Figure 2

3. a) The circuit of *Figure 3(a)* is an instrumentation amplifier. Analyse the circuit to show that the differential voltage gain $AVD = N(2M + 1)$ given that $R1=R3=R7=R$, $R2=R4=NR$ and $R5=R6=MR$. Find the worst case common-mode rejection ratio (CMRR) of the circuit when resistors with $\pm 1\%$ tolerance are used.

(15 marks)

- b) Finally, briefly explain the operation of the circuit in *Figure 3(b)*, and discuss advantages and disadvantages compared with traditional approaches that realise the same function.

(10 marks)




Figure 3 (a)




Figure 3 (b)

4. a) Derive the bipolar translinear principle with reference to a loop containing $2m$ base emitter junctions. State all the assumptions that you make, and list the conditions which must be satisfied in order for this principle to be valid.

(4 marks)

- b) In addition, write down the MOS translinear principle for a loop of V_{GS} junctions.

Give three disadvantages of the MOS translinear principle compared to the bipolar version.

(3 marks)

- c) Figure 4a shows a circuit containing a six transistor translinear loop.

i) Prove that this circuit implements a product/division function $I_{out} = \frac{I_x I_y}{I_M}$.

ii) What is the condition that the current source I_o should comply with for the circuit to operate properly?

iii) Show with the aid of a diagram how this circuit can be modified to implement the function $I_{out} = \frac{3}{2} \frac{I_x I_y I_z}{I_M I_N}$ with I_z and I_N two additional currents.

(8 marks)

- d) Figure 4b shows a circuit comprised of one translinear loop; I_1 and I_3 are input currents whereas I_2 and I_4 are constant bias currents. Derive an expression for the output current I_{out} stating any assumptions that you make. What is the function of the circuit? What is the minimum value that should be selected for I_2 so that the circuit operates properly? Write down an expression for the output current:

i) when $I_1 = \left| \frac{dI_{in}}{dt} \right|$ and $I_3 = \left| \int I_{in} dt \right|$ and

ii) when $I_3 = \left| \frac{dI_{in}}{dt} \right|$ and $I_1 = \left| \int I_{in} dt \right|$.

In both cases $I_{in}(t) = A \sin(\omega t)$.

(10 marks)




Figure 4(a)




Figure 4(b)

5. a) Figure 5 shows the general block diagram of a current-mode integrator where $f(\cdot)$ and $g(\cdot)$ represent non-linear functions. Derive an expression for the required relationship between $f(\cdot)$ and $g(\cdot)$ when the circuit of Figure 5 operates as an input-output linear integrator, stating any assumptions that you make. Provided that the function $g(\cdot)$ in Figure 5 is defined by $I_{out} = g(V_C) = \beta(V_C - V_{TH})^2$ (with β being a constant of appropriate dimensions), derive an expression for the function $f(\cdot)$ to implement an input-output linear integrator.

(6 marks)




Figure 5

- b) You are required to implement an oscillator with the following transfer function:

$T(s) = \frac{\omega_0^2}{s^2 + \omega_0^2}$. This transfer function can be decomposed into the following set of state-space equations:

$$\begin{aligned}\dot{x}_1 &= -\omega_0 x_1 + \omega_0 x_2 \\ \dot{x}_2 &= -2\omega_0 x_1 + \omega_0 x_2 + \omega_0 U \\ y &= x_1\end{aligned}$$

U is an input which is tuned to initially start an oscillation, y is the output, whereas x_1, x_2 denote the state variables (a dot above a variable denotes time-differentiation). Using the exponential mappings $x_j = I_0 \exp(V_j/V_T)$ ($j = 1, 2$), $U = I_s \exp(V_u/V_T)$ show that the above linear state-equations can be transformed into non-linear log-domain design equations.

(8 marks)

- c) From these design equations and exploiting the known properties of the E+ and E- cells, sketch a transistor level implementation of the desired log-domain oscillator. Assuming that all capacitors are equal to $10pF$ determine d.c. bias values to produce an oscillation frequency equal to $\omega_0 = 2\pi(20 \times 10^6) rad/s$ ($V_T \approx 26mV$).

(11 marks)

6. a) State the relationship which must be satisfied by two N-port networks, if these two networks are to be considered adjoint networks. Exploiting this relation derive the adjoint network of : (i) a resistor, (ii) a nullor and (iii) an open-loop ‘ideal’ voltage amplifier.

(6 marks)

- b) You are required to implement the closed-loop I - I converter shown in *Figure 6a* by means of one of the four ‘ideal’ amplifiers.

- i) State the four ‘ideal amplifiers’, their open-loop gain function and their ideal input and output impedances.
- ii) Provided that the source and load impedances in *Figure 6a* are unknown, which of the four ‘ideal amplifiers’ you would choose in order to implement the block A? Justify your reasoning.
- iii) Assuming that each of the ‘ideal amplifiers’ has ideal input and output impedance levels but finite open-loop gain and bandwidth, derive an expression for the frequency-dependent closed-loop gain of the configuration you have selected.
- iv) Comment on both the advantage and the disadvantage of the configuration you have selected.

(8 marks)

- c) *Figure 6b* shows the architecture of a simple current-follower where the symbols CM represent current mirrors with an arrow marking the input side.

- i) Derive expressions for the d.c. input offset voltage and the small-signal input resistance at node X.
- ii) Explain with the aid of a diagram how the circuit of *Figure 6b* can be modified to reduce the d.c. offset using additional diodes; comment on both the advantages and the disadvantages of this technique.
- iii) Explain with the aid of a diagram how the circuit of *Figure 6b* can be modified to reduce the d.c. offset without increasing the input resistance.

(11 marks)




Figure 6(a)





Figure 6(b)

(In two sections - each numbered set of 12) ①

① Transistors Q₁ - Q₄ - quasi-class AB input stage - voltage follower. Current mirror Q₉ - Q₁₂, Q₅ - Q₈ serve output buffer. Current and voltage to high impedance Node Z creating high gain stage. Output buffer Q₁₃ - Q₁₆ ensures the required low impedance output. Current feedback is provided to the -ve input terminal via a feedback resistor R. The dominant pole of the amplifier is determined by the compensation capacitor C and the resistance at the Z-node.


The closed loop bandwidth is determined by feedback resistor R and compensation capacitor C. Bias current I₀ does not limit the slew-rate as would be the case with the more classical long-tail pair input stage.



Main limitation on slew-rate is the power supply limits and power ratings of device. Potentially slew rates of the order of 1000V/μs possible with this type of op-amp. ⑥

(2)

unity gain voltage buffer.



Current - Feedback junction

Assume transconductance seen $Z_{T(S)} = V_o/I$
 $= R_0/(1 + j\omega/f_p/Q_p)$

where $f_p = 1/2\pi R_0 C \Rightarrow$

$$\boxed{R_0 = \frac{1}{j\omega C}}$$

From model $V_o/R_1 - \frac{(V_o - V_S)}{R_2} = Z_{T(S)}$

$$= V_o/Z_{T(S)}$$

$$\therefore V_S/R_1/R_2 = V_o/(Z_{T(S)}/R_2)$$

$$\text{OR } V_o/V_S = \frac{Z_{T(S)}/R_2}{R_1/R_2}$$

This gives (V_o/V_S)

$$= \frac{R_1 + R_2}{R_2} \left[\frac{Z_{T(S)}}{R_2 + R_T} \right]$$

Subs for $Z_{T(S)}$

$$V_o/V_S = \left[\frac{R_1 + R_2}{R_2} \right] \left(\frac{R_0}{R_0 + R_2} \right) \left[\frac{1}{(1 + j\omega/f_p/Q_p)(R_0 + R_2)} \right]$$

(3)


Assume

$$R_o \gg R_2$$

Then $f_p \text{ closed} = \frac{f_p R_o}{R_2} = \frac{1}{2\pi R_2 C}$

Closed loop gain A/c/c = $\left(\frac{R_1 + R_2}{R_1}\right)$

Can set by R_1 , bandwid by R_2 . (7)



By considering R_i of buffer then frequency gain expression

$$f_p \approx \frac{1}{2\pi(GR_i + R_2)c}$$


∴ If $R_i = 0$ some value (5)

If G large then GR_i dominates.

$$\text{and } f_p = \frac{1}{2\pi GR_i c} \Rightarrow \text{Gain bandwid prod.}$$

(4)

Q1 Cont



$$10 \text{ MHz} = \frac{1}{2\pi R_2 \times 4 \text{ pF}}$$

$$R_2 = 10 R_1$$


$$\therefore R_2 =$$

$$\text{and so } R_1 =$$

$$- (+)$$

TOTAL $25/25$.

Ques.



Q_{2(n-1)}

$$\begin{aligned} l_{ds2} &= (2J) + l_{in}(n-1) - l_{ds}(n-1) \\ &= J + l_{in}(n-1) + \frac{l_o(n-1)}{A}. \end{aligned}$$

$\phi_2(n)$

$$l_{ds1}(n) = J - l_{in}(n-1) - \frac{l_o(n-1)}{A}$$

$$l_o(n) = A(l_{in}(n-1) + l_o(n-1))$$

$$\therefore l_o(1-z^{-1}) = A(l_{in} z^{-1})$$

$$\therefore \left(\frac{l_o}{l_{in}}\right) z = \frac{Az^{-1}}{(1-z^{-1})}$$

Since $z = e^{sT}$

$$\text{Then } \frac{I_0}{I_{IN}} = \frac{A}{Z^1 - 1} \approx \frac{A}{ST - 1}$$


$$\text{For } ST \ll 1 \Rightarrow \frac{I_0}{I_{IN}} = \frac{A}{(1+ST-1)} = \frac{1}{ST/A}$$

Hence time constant

$$\underline{\underline{\alpha T = 1/A}}$$

- (10)

$\sim 1/\alpha$




V drain voltage

variations (we rounded (as well))

2/ Charge injection error (dummy switches)

3/ settling-time errors (smaller (α))


4/ Signal swing (use CLK A/B) (2)



Two step approach
determines most of
the transmission
error.

Eros are summed
during $Q_1(B)$ in fine
memory cell and then
increased output during Q_2


low impedance current input



$$V_x = V_y$$

$$I_z = \pm I_x$$

High impedance voltage input



High impedance current output


Current mirror input connected

voltage follower creates desired voltage following action between Y and X. Input current sourced into node X is drawn

drawn by the output of the op-amp via the feedback loop and is derived into the negative power supply. This input current modulates the supply bias current and the total current is mirrored to the high impedance node (Z). (Collector connection of current-mirror).

High bias voltage potential because op-amp is connected as a unity gain buffer.

Also when ~~X~~ terminals connected to ground then the op-amp is enclosed in a 'ground' / 'virtual ground' environment leading to high speed potential.



(3)

$$V_x = I_{in}/SC$$

$$I_o = \frac{V_x}{R} = I_{in}/SCR$$


$$I_o/I_{in} = Y_{SCR} \rightarrow \underline{\text{Inverter}}$$

Change R and C to create a differentiator.

TOTAL 25/25

①

Qn 3 - consider output stage



Superposition

$$V_x = 0, \frac{V_o}{V_y} = \left(1 + \frac{R_2}{R_1}\right) \left(\frac{R_4}{R_3 + R_4}\right)$$

$$V_y = 0, \frac{V_o}{V_x} = -\frac{R_2}{R_1}$$


$$\therefore V_o = \left[1 + \frac{R_2}{R_1}\right] \left[\frac{R_4}{R_3 + R_4}\right] V_y - \left(\frac{R_2}{R_1}\right) V_x$$

If $\frac{R_2}{R_1} = \frac{R_4}{R_3}$ then $V_o = \frac{R_2}{R_1} [V_x - V_y]$

Choose $R_2 = R_4$, $R_3 = R_1$ to satisfy above
also helps in minimizing offsets due
to input bias. Since $R_2 = R_4 = NR$

$$R_1 = R \text{ then } V_o = N(V_x - V_y) - \textcircled{2}$$

Pre-amp



$$\left. \begin{aligned} V_x &= V_1 + (V_2 - V_1) R_S / R_7 \\ V_y &= V_2 + (V_2 - V_1) R_6 / R_7 \\ (V_x - V_y) &= (V_2 - V_1) \left[1 + \frac{R_5 + R_6}{R_7 R_7}\right] \end{aligned} \right\}$$

(12)

Assuming

$$R_S = R_6 = M_R \quad (V_2 - V_1) [1 + 2m]$$

$R_7 = f$

Precondition to receive
°. °. (complete Ans diff seen ↓ ad Curr)

$$V_O = (V_2 - V_1) N [1 + 2m]$$

↑

Relies upon matching to
yeta low comm-mode gain

-3

—1—

Effect of Mismatches

$$CMRR = \infty, \text{ if } \frac{R_2}{R_1} = \frac{R_4}{R_3}$$

$$V_O = \underbrace{\left(1 + \frac{R_2}{R_1}\right) \left(\frac{R_f}{R_3 + R_f}\right) V_Y}_{K_2} - \underbrace{\frac{R_2}{R_1} V_X}_{K_1}$$

$$V_O = K_2 V_Y - K_1 V_X$$

$$\text{If } V_Y = V_X = V_{cm} \Rightarrow A_{cm} = V_O/V_{cm} = (K_2 - K_1)$$

$$\text{If } V_Y = \frac{V_d}{2} \text{ and } V_X = -\frac{V_d}{2}$$

$$\Rightarrow A_d = V_O/V_d = \left(\frac{K_2 + K_1}{2}\right)$$

18

$$\therefore CMRR = Ad / A_{cm} = \frac{(k_2 + k_1)}{2(k_2 - k_1)} \quad (2)$$

Consider tolerances

$$R_1 = R(1 + \delta_1), \quad R_2 = N R(1 + \delta_2)$$

$$R_3 = R(1 + \delta_3), \quad R_4 = N R(1 + \delta_4)$$

Sum, Qs, Rs into (2) gives

$$\begin{aligned} CMRR &= \frac{1}{2} \left[\frac{R_1 R_4 + 2k R_4 + R_2 R_3}{R_1 R_4 - R_2 R_3} \right] \\ &= \frac{(1+n)}{(\delta_1 + \delta_4) - (\delta_2 + \delta_3)} \end{aligned}$$

When δ accumulates maximum value $\pm 4t$ where t = tolerance

$$\text{So } m = n = 1$$

$$\text{Hence } \frac{CMRR}{\text{Conc. Amp}} = \frac{(1+2m)(1+n)}{4t}$$

$$\text{For } m = n = 1 \Rightarrow CMRR = \frac{1.5/t}{4t}$$

- 65/15

The circuit of Type 3(b) is a current mode preamplifier rebuffer.

For $V_{IN} > 0$, input current of (V_{IN}/R_1) is drawn from +ve supply of OA1 and negative supply of OA2.

For $V_{IN} < 0$, input current of V_{IN}/R_1 is drawn from negative supply of OA1 and positive supply of OA2.

In both phases the current through the negative supply of OA1 and OA2 is summed at the input of current mirror CM1. Effectively the power supplies of the op-amps are being used to rectify the signal current.

Here as per the current of V_{IN}/R_1 , will always appear at the output CM1 irrespective of the sign of V_{IN} .

The net summed current is then mirrored to the output transimpedance amplifier OA3/R and converted back to a voltage. Thus $V_o = -R_2/R_1 | V_{IN}|$
 R_p = biasing resistor.

Advantages :-

- No diodes
- No non-linear distortion
- Op-amps always closed loop, no slew rate problems at low frequency.

- ④ Equal number of CW & ACW npn junctions
 Equal number of CW & ACW pnp junctions
 All devices have same V_T (ie, same temp.)
 All npn (pnp) devices have same current density J_{Sn} (J_{Sp})

$$CW \sum_{j=1}^m V_{bej} = ACW \sum_{j=1}^m V_{bej}$$

$$CW \sum_{j=1}^m V_T \ln \left(\frac{I_{Cj}}{J_{Sj} A_j} \right) = ACW \sum_{j=1}^m V_T \ln \left(\frac{I_{Cj}}{J_{Sj} A_j} \right)$$

$$CW \prod_{j=1}^m \left(\frac{I_{Cj}}{J_{Sj} A_j} \right) = ACW \prod_{j=1}^m \left(\frac{I_{Cj}}{J_{Sj} A_j} \right)$$

$$\therefore CW \prod_{j=1}^m \left(\frac{I_{Cj}}{A_j} \right) = ACW \prod_{j=1}^m \left(\frac{I_{Cj}}{A_j} \right)$$

BIPOLAR TRANSLINEAR PRINCIPLE

(4)

MOS TRANSLINEAR PRINCIPLE:

$$CW \sum_{j=1}^m \sqrt{\frac{|D_j|}{k_j}} = ACW \sum_{j=1}^m \sqrt{\frac{|D_j|}{k_j}}$$

$$k_j = \mu C_{ox} \frac{w}{2L}$$

Disadvantages: 'Sum of roots' relation is not as widely useful as bipolar TC 'products'

- MOS Square law is valid over a smaller current range
 - process parameters (μ) do not automatically cancel for 'mixed' (NMOS & PMOS) Tl loops.

3

(1) Fig 4a

$$|c_1| \cdot |c_2| \cdot |c_3| = |c_4| \cdot |c_5| \cdot |c_6|$$

$$|C_1| = |x| \quad |C_2| = |y| \quad |C_3| = |o - o_{\text{out}}|$$

$$I_{C4} = I_{out} \quad I_{C5} = I_M \quad I_{C6} = I_{C3} = I_0 - I_{out}$$

$$\Rightarrow Ix \cdot ly \cdot (Io - Iout) = Iout \cdot Im \cdot (Io - Iout)$$


$$b_{\text{out}} = \frac{|x|}{|y|}$$

2

(ii) In order for Q3 & Q6 to remain biased,
 $I_0 - I_{\text{out}} > \phi$, thus $I_0 > I_{\text{out}}(\text{max})$

2

$$\text{iii) Modified circuit: } I_x \cdot I_y \cdot \frac{I_z}{2} \cdot (I_o - I_{out}) = I_{out} \cdot I_M \cdot \frac{I_N}{3} (I_o - I_{out})$$



(4b)

$$I_{C1} \cdot I_{C2} \cdot I_{C3} \cdot \frac{I_{C4}}{2} \cdot \frac{I_{C5}}{2} = I_{C6} \cdot I_{C7} \cdot I_{C8} \cdot I_{C9} \cdot I_{C10}$$

Assuming base currents can be neglected.

$$I_{C1} = I_{C2} = (I_2 - I_{out})$$

$$I_{C3} = I_1$$

$$I_{C4} = I_{C5} = I_{out}$$

$$I_{C6} = I_{C7} = (I_2 - I_{out})$$

$$I_{C8} = I_3$$

$$I_{C9} = I_{C10} = I_4$$

$$\therefore (I_2 - I_{out})^2 I_1 \cdot \frac{I_{out}^2}{4} = (I_2 - I_{out})^2 I_3 \cdot I_4^2$$

$$I_{out}^2 = \frac{4 \cdot I_3 I_4^2}{I_1}$$

$$I_{out} = 2 I_4 \sqrt{\frac{I_3}{I_1}}$$

(4)

To ensure Q1 / Q2 / Q6 / Q7 are correctly biased,

$$I_2 > I_{out}(\max)$$

(2)

$$I_{in}(t) = A \sin(\omega t)$$

$$|dI_{in}/dt| = A\omega \cos(\omega t)$$

$$|\int I_{in} dt| = \frac{A}{\omega} \cos(\omega t)$$

$$\text{i) } I_{\text{out}} = 214 \sqrt{\frac{\frac{A}{w} \cdot \cos wt}{Aw \cos wt}} = \frac{214}{w} \quad (2)$$

$$\text{ii) } I_{\text{out}} = 214 \sqrt{\frac{Aw \cos wt}{\frac{A}{w} \cos wt}} = 214 \cdot w \quad (2)$$

TOTAL = (25)

$$⑤ I_C = f(I_{in}) \quad \& \quad I_{out} = g(V_C)$$

Assuming input impedance of block $g()$ is infinite.

$$I_{out} = g(V_C)$$

$$\frac{dI_{out}}{dt} = \frac{dg(V_C)}{dV_C} \cdot \frac{dV_C}{dt} = \frac{dg(V_C)}{dV_C} \cdot \frac{I_C}{C} = \frac{dg(V_C)}{dV_C} \cdot \frac{f(I_{in})}{C}$$

For an input-output linear integrator

$$\frac{dI_{out}}{dt} = \frac{I_{in}}{C}$$

$$\text{Thus } \frac{I_{in}}{C} = \frac{dg(V_C)}{dV_C} \cdot \frac{f(I_{in})}{C}$$

$$\text{or } f(I_{in}) = \frac{I_{in} \cdot C}{\tau} \left(\frac{dg(V_C)}{dV_C} \right)^{-1}$$

(3)

$$I_{out} = g(V_C) = \beta(V_C - V_{TH})^2$$

$$\frac{dg(V_C)}{dV_C} = 2\beta(V_C - V_{TH}) = 2\sqrt{\beta I_{out}}$$

$$\text{Thus } I_C = f(I_{in}) = \frac{I_{in} C}{\tau \cdot 2\sqrt{\beta I_{out}}} = I_{in} \cdot \sqrt{\frac{C}{I_{out}}}$$

$$\text{where } I_0 = \left\{ \frac{C}{2\tau\sqrt{\beta}} \right\}^2$$

(3)

Oscillator:

$$\dot{x}_1 = -\omega_0 x_1 + \omega_0 x_2$$

$$\dot{x}_2 = -2\omega_0 x_1 + \omega_0 x_2 + \omega_0 u$$

$$y = x_1$$

$$x_1 = I_0 \exp(V_1/V_T) \quad \dot{x}_1 = \frac{x_1}{V_T} \cdot \dot{V}_1$$

$$x_2 = I_0 \exp(V_2/V_T) \quad \dot{x}_2 = \frac{x_2}{V_T} \cdot \dot{V}_2$$

$$u = I_S \exp(V_u/V_T)$$

$$\Rightarrow \dot{V}_1 (x_1/V_T) = -\omega_0 x_1 + \omega_0 x_2$$

$$\dot{V}_2 (x_2/V_T) = -2\omega_0 x_1 + \omega_0 x_2 + \omega_0 u$$

$$y = x_1$$

$$\Rightarrow C\dot{V}_1 = -C\omega_0 V_T + C\omega_0 V_T (x_2/x_1)$$

$$C\dot{V}_2 = -2C\omega_0 V_T (x_1/x_2) + C\omega_0 V_T + C\omega_0 V_T (u/x_2)$$

$$y = x_1$$

$$\Rightarrow C\dot{V}_1 = -I_0 + I_0 \exp(\frac{V_2 - V_1}{V_T})$$

$$C\dot{V}_2 = -2I_0 \exp(\frac{V_1 - V_2}{V_T}) + I_0 + I_S \exp(\frac{V_u - V_2}{V_T})$$

$$y = I_0 \exp \frac{V_1}{V_T}$$

where $I_0 = C\omega_0 V_T$

$$\text{Define } I_0 = I_S \exp(V_0/V_T)$$

$$\Rightarrow CV_1 = -I_0 + I_S \exp\left(\frac{V_2 + V_0 - V_1}{V_T}\right)$$


$$CV_2 = -2I_0 \exp\left(\frac{V_1 - V_2}{V_T}\right) + I_0 + I_S \exp\left(\frac{V_u - V_2}{V_T}\right)$$

$$y = I_S \exp\left(\frac{V_1 + V_0}{V_T}\right)$$

$$V_u = V_T \ln(I_u/I_S)$$

(8)

Implementation:



(9)

$$V_1 + V_T \ln(2I_0/I_S) - V_T \ln(I_A/I_S) - V_T \ln(I_Z/I_S) + V_T \ln(I_A/I_S) = V_2$$

$$(V_1 - V_2) = V_T \ln(I_Z/2I_0)$$

$$I_Z = 2I_0 \exp(V_1 - V_2)/V_T \quad \text{as required}$$

$$\omega_0 = 2\pi(20 \times 10^6) = I_0/CV_T$$

$$\begin{aligned} I_0 &= 2\pi(20 \times 10^6) \cdot 10p \cdot 25mV \\ &= 31.2 \mu A \end{aligned}$$

TOTAL = (25)

(2)

6. Two N-port networks are adjoint elements if

$$\sum_{n=1}^N \{ V_n^A I_n^B - I_n^A V_n^B \} = \emptyset$$

where 'A' refers to the first network, and 'B' refers to the second. (1)

(i) A resistor is a 2 port element with V^A, I^A , where $V^A/I^A = R$

$$\Rightarrow V^A \cdot I^B - I^A V^B = \emptyset$$

$$V^A I^B = I^A V^B$$

$$\frac{V^A}{I^A} = \frac{V^B}{I^B} = R$$

\therefore Adjoint element V^B, I^B is also a resistor of value R . (1)

(ii) Nullor is a 2 port element with $V_1^A = \emptyset, I_1^A = \emptyset, V_2^A = X, I_2^A = X$ ($X = \text{undefined}$)

$$V_1^A I_2^B - I_1^A V_1^B + V_2^A I_2^B - I_2^A V_2^B = \emptyset$$

$$0 \cdot I_2^B - 0 \cdot V_1^B + X \cdot I_2^B - X \cdot V_2^B = \emptyset$$

$\therefore I_2^B \& V_2^B$ must be zero } to ensure condition is
 $I_1^B \& V_1^B$ can be X } always satisfied.

Adjoint element has $V_2^B, I_2^B = \emptyset \& V_1^B, I_1^B = X$.

i.e. it is a nullor with input & output ports interchanged. (2)

iii) Ideal open loop voltage amp:

$$V_1^A = U_{in}, I_1^A = \emptyset, V_2^A = A \cdot U_{in}, I_2^A = X$$

Thus :

$$V_{in} \cdot I_1^B - 0 \cdot V_1^B + A \cdot V_{in} \cdot I_2^B - X \cdot V_2^B = \emptyset$$

$$V_2^B = \emptyset \quad (\text{since } I_2^A = X)$$

$$\Rightarrow V_{in} \cdot I_1^B + A \cdot V_{in} \cdot I_2^B = \emptyset$$

$$\therefore I_1^B = A \cdot I_2^B$$

The adjoint network :

$$V_2^B = \emptyset, I_2^B = I_{in}, V_1^B = X, I_1^B = A \cdot I_{in}$$

Current amplifier with port 2 as input & port 1 as output.

(2)

Fig. 6a.

(i) Voltage amp : O/L voltage gain, $R_{in} = \infty$, $R_{out} = \emptyset$

~~(ii)~~ Current amp : O/L current gain, $R_{in} = \emptyset$, $R_{out} = \infty$

~~(iii)~~ Transresistance amp : O/L transresistance gain, $R_{in} = R_{out} = \emptyset$


~~(iv)~~ Transconductance amp : O/L transconductance gain, $R_{out} = R_{in} = \infty$

(2)

(ii) Current amplifier should be chosen, since this is the only amp with the necessary input & output impedance levels to ensure that the resulting closed-loop TF is independent of R_S & R_L .

(2)

(iii)



$$I_{IN} = I_e + I_2 = \frac{I_{OUT}}{A} - \frac{V_o}{R_2}$$

$$I_{OUT} = -\frac{V_o}{R_2} - \frac{V_o}{R_1} = -\frac{V_o(R_1+R_2)}{R_1 R_2}$$

$$I_{IN} = \frac{I_{OUT}}{A} + \frac{I_{OUT}}{R_2} \left(\frac{R_1 R_2}{R_1 + R_2} \right)$$

$$\frac{I_{OUT}}{I_{IN}} = \frac{(1 + R_2/R_1)}{\left(A + (1 + R_2/R_1) \right)}$$

$$A = \text{C/L gain} = \frac{A_0}{1 + S/\omega_0} \approx \frac{A_0 \omega_0}{S} = \frac{GB}{S}$$

$$\Rightarrow \frac{I_{OUT}}{I_{IN}} = \frac{(1 + R_2/R_1)}{\left(1 + \frac{SGB}{(1 + R_2/R_1)} \right)}$$

(2)

Advantage: C/L bandwidth is independent of R_s & R_L , thus b/w remains stable as source & load vary

Disadvantage: C/L bandwidth is inversely proportional to gain i.e. a fixed gain-bandwidth conflict

(2)

Figure 6b.

(i) when $I_{in} = \phi$, $I_{C3} = I_{C4}$

$$\text{By TLP: } I_{C1} \cdot I_{C2} = I_{C3} \cdot I_{C4}$$

$$I_0^2 = I_{C3} \cdot I_{C4} \quad I_{C3} = I_{C4} = I_0$$

$$V_x = V_{be1} - V_{be3}$$

$$= V_T \ln \left(\frac{I_0}{I_{sp}} \frac{I_{sp}}{I_0} \right) = V_T \ln \left(\frac{I_{sp}}{I_{sp}} \right)$$


DC (QUIESCENT) OFFSET VOLTAGE $= V_T \ln \left(\frac{I_{sp}}{I_{sp}} \right) \neq 0$.

SMALL SIGNAL INPUT RESISTANCE $r_x \approx r_{e3} // r_{e4}$

$$\approx \frac{V_T}{2I_0}$$

(2)

(ii) Reduce dc offset using diodes:



In absence of any signal, all devices have current I_o :

$$V_x = V_{be1} + V_{d1} - V_{be3} - V_{d3}$$


$$= V_T \ln \left(\frac{I_o}{I_{sp}} \cdot \frac{I_o}{I_{sn}} \cdot \frac{I_{sn}}{I_o} \cdot \frac{I_{sp}}{I_o} \right) = V_T \ln (1) = 0 \quad (3)$$

Advantages: offset is reduced to zero by relying on matching between 'like' devices.

Disadvantages: Small-signal input resistance r_x is \approx doubled. We also need a higher supply voltage (2)

(iii) Reducing dc offset without increasing r_x (or I_o):

use scaled current sources



$$V_{be6} = V_T \ln (I_o / I_{sn}) = V_{bes}$$

$$I_{cs} = I_s \cdot \exp(V_{bes}/V_T) = I_{sp} \exp(\ln(I_o/I_{sn})) = I_{sp} \cdot I_o / I_{sn}$$

$$I_{c1} = I_{cs}, \text{ thus } V_{be1} = V_T \ln (I_{cs} / I_{sp}) = V_T \ln (I_o / I_{sn}) \quad (4)$$

Q1 'looks' like an npn, thus will match Q3!
TOTAL = (25)