

(Single-sided master copy)

Paper Number(s): E4.16  
AM3

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE  
UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING  
EXAMINATIONS 2000

MSc and EEE PART IV: M.Eng. and ACGI

**CURRENT-MODE ANALOGUE SIGNAL PROCESSING**

Thursday, 11 May 2000, 10:00 am

There are SIX questions on this paper.

Answer FOUR questions.

All questions carry equal marks.

**Corrected Copy**

Time allowed: 3:00 hours

Q. 5,

Examiners: Prof C. Toumazou, Dr A.J. Payne, Dr C. Papavassiliou

**Special instructions for invigilators:** None

**Information for candidates:** None

1. (a) Advanced bipolar technology has led to the development of a new generation of high-speed 'current-mode' analogue building blocks: the current-feedback op-amp and the current conveyor. With the aid of a suitable current-feedback amplifier macro-model, show how constant-bandwidth amplification is obtained in EITHER of these designs.


[13 marks]

- (b) The circuit shown in *Figure 1(a)* is network symbol of a second-generation current conveyor. Describe the terminal relationships of the current conveyor, and explain why the device is so versatile.

[4 marks]

- (c) An implementation of the current-conveyor is shown in *Figure 1(b)*. Explain how the circuit works and why it can achieve a slew-rate higher than that of a classical voltage operational amplifier. Explain why transistors Q5 – Q8 help to significantly reduce offset voltage between node Y and X.

[8 marks]



*Figure 1(a)*





Figure 1(b)

2. (a) The circuit shown in *Figure 2* is a precision diode. Explain the operation of the circuit and sketch the corresponding waveforms at nodes  $V_x$  and  $V_o$  assuming an input sinusoidal signal. Derive an expression for the diode transfer function, and estimate the maximum input frequency, which would not result in a serious degradation in the quality of output signal. The slew-rate of the op-amp is 10 volts/ $\mu$ s.

[16 marks]

(b) A peak detector is required, capable of acquiring an input rectangular pulse of 2.5 V maximum amplitude and 900 ns minimum width. The output feeds a 10 bit ADC, which has a total conversion time of 350  $\mu$ s. Sketch a suitable circuit to meet the above requirements and select suitable components to meet the specification. Assume the op-amp has a maximum output current limit of 10 mA. [5 marks]

(c) Finally, sketch a suitable circuit which achieves current-mode rectification without the use of a diode-based rectifier of the type shown in *Figure 2*. [4 marks]




*Figure 2*


3. (a) The circuit in *Figure 3(a)* is a bootstrapped transconductance amplifier. Derive an expression for the output resistance of the amplifier and show that the minimum output resistance  $R_{out(min)}$  is  $250 \text{ k}\Omega$  given that  $R_3 = 10 \text{ k}\Omega$  and the resistors have a tolerance of  $\pm 1\%$ . State any assumptions and matching conditions. [10 marks]

(b) High output resistance without the need for resistor matching can be achieved with the circuit of *Figure 3(b)*. Explain the operation of the circuit and show how two of such circuits can realise a high CMRR differential amplifier, which also does not require precise resistor matching. [5 marks]

(c) In mixed-mode ASIC design, analogue design is constantly being optimised for digital CMOS technology and *Figure 3(c)* shows an example referred to as a switched-current integrator. Derive an expression for the time constant of the integrator. Assume non-overlapping clocks and that all the switches are ideal. [10 marks]



*Figure 3 (a)*



*Figure 3(b)*




Figure 3(c)

4. (a) State the bipolar translinear principle (TLP) for a loop of p-n junctions. List five conditions which must be satisfied by the circuit in order for this principle to be valid. [5 marks]

(b) Figure 4 shows two translinear circuits. For the circuit of Figure 4a,  $I_1$  and  $I_3$  are input currents while  $I_2$  and  $I_4$  are constant bias currents. Derive an expression for the output current  $I_{\text{out}}$  stating any assumptions that you make, and hence outline the function of this circuit. What is the minimum value which should be selected for  $I_2$ ? Write down an expression for the output current when  $I_1 = \left| \frac{dI_{\text{in}}}{dt} \right|$  and  $I_3 = \left| \int I_{\text{in}} dt \right|$ , given that  $I_{\text{in}} = A \sin \omega t$ . [10 marks]

For the circuit of Figure 4b, show that the output current :

$$I_{\text{out}} = I_1 - I_2 = \frac{I_3^2 - I_4^2}{\sqrt{(I_3^2 + I_4^2)}}$$

where  $I_3$  and  $I_4$  are input currents. Hence state the function of this circuit if  $I_3 = I_A |\cos \omega t|$  and  $I_4 = I_A |\sin \omega t|$ . [10 marks]




Figure 4a




Figure 4b

5. The transfer function for a second order filter has been decomposed into the following state equations:

$$\begin{aligned}\dot{x}_1 &= -\omega_0 x_2 + \omega_0 u_1 \\ \dot{x}_2 &= \omega_0 x_1 - \frac{\omega_0}{Q} x_2 + \omega_0 u_2 \\ y &= x_2\end{aligned}$$

where  $y$  is the output,  $x_1$  and  $x_2$  are state variables, and  $u_1$  and  $u_2$  are inputs.

- (a) Show that these state equations can be used to implement either a lowpass or a bandpass transfer function, and explain the role of the two inputs  $u_1$  and  $u_2$ .

[7 marks]

- (b) By the use of suitable exponential variable transforms, show that the linear state equations above can be transformed into non-linear log-domain design equations.


[8 marks]

- (c) From these design equations, sketch a transistor level implementation of the final log-domain filter, and choose d.c. bias values to give  $\omega_0 = 2\pi(10 \times 10^6)$  rad s<sup>-1</sup>. You may assume that all capacitors to be used are of value 10 pF.


[10 marks]

6. (a) State the relationship which must be satisfied by two N-port networks, if these two networks are to be considered adjoint networks. By using this relationship, derive the adjoint network for (i) a resistor, (ii) a nullor, (iii) a unity gain voltage amplifier. Hence derive the current-mode equivalent of the Sallen-Key lowpass filter shown in *Figure 6a*. [13 marks]

- (b) *Figure 6b* shows a transistor-level implementation of a unity gain current amplifier. Derive expressions for (i) the input offset voltage when  $I_{in} = 0$ , (ii) the small-signal input resistance for this circuit. Describe with the aid of a diagram how this circuit may be modified to simultaneously reduce the input offset voltage and small-signal input resistance. [12 marks]




*Figure 6a*



*Figure 6b*

## ① Current-Feedback Amplifier

 3/7/09  
master  
solutions


open-loop transimpedance gain  $Z_{TS}$   
 i.e. voltage gain  $A(s) = I Z_{TS}$

$$\text{assume } Z_{TS} = Z_T / (1 + j\beta/\omega_p)$$

where  $\omega_p$  = dominant pole frequency of open-loop inverter. From macromodel

3 principle equations

$$I_f = (V_o - V_s) / R_f \quad \textcircled{1}$$

$$I_1 = V_s / R_1 \quad \textcircled{2}$$

$$V_o = Z_{TS} I = Z_{TS} (I_1 - I_f) \quad \textcircled{3}$$

substituting  $\textcircled{1}$  and  $\textcircled{2}$  into  $\textcircled{3}$  gives

$$\boxed{5} \quad \left( \frac{V_o}{V_s} \right) = \left( 1 + R_f / R_1 \right) \left( \frac{Z_{TS}}{R_f + Z_{TS}} \right) \quad \textcircled{4}$$

Assuming  $Z_{TS} \gg R_f$

$$\text{then } \frac{V_o}{V_s} = \left( 1 + R_f / R_1 \right)$$

I cont

Since  $Z_{T(s)}$  is the only frequency dependent term when gain is set almost independent of bandwidth.

This is confirmed by substituting

$$Z_{T(s)} = Z_{T0} \left( (1 + j\frac{f}{f_p}) \right) \quad \text{no } (4)$$

$$\left( \frac{V_o}{V_s} \right) = \left( 1 + \frac{RF}{R_L} \right) \left[ \frac{Z_{T0}}{Z_{T0} + RF} \right] \left[ \frac{1}{(1 + j\frac{f}{f_p} \frac{(Z_{T0} + RF)}{RF})} \right]$$

After assuming

$Z_{T0} \gg RF$  when

$$(8) - \left( \frac{V_o}{V_s} \right)_{sw} = \left( 1 + \frac{RF}{R_L} \right) \left( \frac{1}{1 + j\frac{f}{f_p} \frac{GB}{RF}} \right) \quad \text{no } (8)$$

where  $GB = f_p Z_{T0}$  = Gain-bandwidth product.

Closed-loop bandwidth in terms

$$R_{PC} = G \cdot B / RF$$

$RF \rightarrow$  Bandwidth,  $R_L \rightarrow$  Gain

→ 1 —

Terminal relationship.

$$V_x = V_y, I_z = \pm I_x$$

Versatile since device has both voltage mode and current-mode capability.

4

I cont

(3)

$Q_1, Q_2, Q_3, Q_4$

so called 'diamond' voltage follower.

Configures Class AB voltage followers.

POST supply current-sensing current-mirror

sense X node current to output Z.

High output impedance.

Limit on  $dV/dt$  determined by post-pull action of  $Q_2$  and  $Q_3$ . Maximum signal  $I_{(max)}$  determined by power ratings of transistors or  $\frac{3}{3}$  power supply current limit.

- Since  $I_{(max)}$  is large then

$$(dV/dt)_{max} = [I_{max}/C]^{1/2}$$
 parasitic also

very large.

5

Since by connection  $V_{BE8} = V_{BE7}$


then  $V_{B4} = V_{BE8}$

$$V_x = (V_{B4} + V_{BE3}) + V_y$$

$V_{BE3}$  (P-device)  $\Rightarrow V_{B4} = V_{BE}$  of P-device

then  $(V_x \approx V_y)$  offset is reduced.

3




25/25

## 2. Precision mode

OA<sub>1</sub> and D<sub>1</sub> half wave rectifier.

D<sub>1</sub> conducts for positive input signal  
For negative input OA<sub>1</sub> output drops to  
-0.6 Volts reducing recovery time. - [2]

OA<sub>1</sub> should be short circuit current  
protected.



As can be seen the output is badly distorted when the diode is not conducting because the op-amp steering holds the diode off even when  $V_{IN} > 0$ . This distortion becomes more significant as the input frequency rises.

Recovery or delay time is greater than

$$(1.2 \text{ v/s.r}) = \underline{dt} = 0.12 \mu\text{s}$$

Since pulse width  $\propto 0.12 \mu\text{s}$   
Period  $\approx 0.24 \mu\text{s}$



$$\underline{f = 4.16 \text{ MHz}}$$

- [5]

2 cont

5

## Peak detector



$$\frac{dV}{dt} \Big|_{\text{max}} = \frac{2.5}{900\text{ns}} = 2.78 \text{ V/}\mu\text{s}$$

S.R  
of op-amp

$$\frac{I_{\text{out max}}}{C} \leq 2.78 \text{ V/}\mu\text{s}$$

Let op-amp give 10mA  $\rightarrow I_{\text{out max}}$

- [5]

$$C < \frac{10 \times 10^{-3}}{2.78 \times 10^6} = \frac{10}{2.78} \text{ nF} = 3.5 \text{ nF}$$

Last part


3.3 nF will do

Current-mode rectifier

$$\frac{I_{\text{dss}}}{C} < \frac{2.5}{1024} / 350 \times 10^{-6}$$

$$\underline{\underline{I_{\text{dss}} < 23 \text{ nA}}}$$

- [4]



③. Bootstrapped Current-source

With correct choice of  $R_S$  the voltage across  $R_3$  is made independent of  $V_L$  because  $V_X$  is of the form

$$V_X = k V_{IN} + V_L$$

$$I_3 = I_L = k V_{IN} / R_3$$

$$k = -R_2 / R_1$$

$$\text{If } R_S / R_4 = R_6 / R_2$$

OR

$$I_L = -(R_2 / R_1) V_N / R_3 + [(R_2 R_3) / (R_3 R_4 R_6) - 1 / R_3] V_o$$

5

from which the output impedance is Supply

$$-\delta V_o / \delta I_L = R_{out} \text{ and}$$

$$R_{out} = R_3 R_4 R_6 / (R_4 R_6 - R_2 R_S)$$

$$= R_3 / \left( 1 - \frac{R_2 R_S}{R_4 R_6} \right)$$

Assume 1% errors

$$R_{out} = R_3 / \left( 1 - (1 + 0.04) \right)$$

$$R_{out} \approx 25 R_3 \approx \underline{\underline{250 \text{ k}\Omega}}.$$

5

7


3 cont

Supply current sensing circuit.

Current into X terminal drawn by power supplies and current minus to form output impedance node Z. Current minus is improved w.r.t. other minus.


R<sub>V</sub> is essentially offset bias adjustment to ensure minimum offset at output due to imbalance in P and N minus.

Good voltage buffer between X and Y.  
Current follows between X and Z.



5

Basics of differential instrumentation amplifier.



During  $\phi_1(n)$

$$I_{1(n)} = 2I_B - I_{2(n-1)} = I_B - I_{IN(n-1)} - I_{O(n-1)}$$

$$\Rightarrow I_{O(n)} = I_{IN(n-1)} + I_{O(n-1)}$$

3 cont

8

In Z-domain

$$\text{lo}(z) [1 - z^{-1}] = \text{lin}(z) z^{-1}$$

$$H(z) = \frac{\text{lo}}{\text{lin}}(z) = \left( \frac{z^{-1}}{1 - z^{-1}} \right) = \frac{1}{z^1 - 1}$$

Since  $e^{j\omega T} = e^{j\omega T} \times (1 + j\omega T)$  for  $\omega T \ll 1$

$$\therefore H(z) = 1/j\omega T \quad \text{loss-less integrator}$$

and so


$$N = T$$

$$-10$$



$$\frac{25}{25}$$



Two Step



Error in coarse memory is stored by fine memory and then subtracted from stored output cancelling error.



#### 4. Bipolar TLP:

$$\underset{j=1}{\overset{m}{\text{cw}}} \frac{I_{Cj}}{A_j} = \underset{j=1}{\overset{m}{\text{ccw}}} \frac{I_{Cj}}{A_j}$$

The product of the collector currents ÷ by the emitter areas for devices in a clockwise direction is equal to the product of the collector currents ÷ by the emitter areas for devices in a counter clockwise direction.

- i) continuous loop of p-n junctions
- ii) equal number of cw & ccw npn junctions
- iii) equal number of cw & ccw pnp junctions
- iv) all devices at same temperature (some  $V_T$ )
- v) npn devices have same  $J_{Sn}$ , similarly pnp devices all have same  $J_{Sp}$
- vi) all transistors must be forward biased

(S)

Figure 4a:

$$(I_2 - I_{out})^2 \cdot I_1 \cdot I_{out}^2 = (I_2 - I_{out})^2 \cdot I_3 \cdot I_4^2$$

Assuming transistors all have equal areas

$\beta$  is high (i.e. base currents can be neglected)

$V_T$  is high (i.e. Early Voltage effects are neglected)

$$I_{out}^2 = I_4^2 I_3 / I_1$$

$$I_{out} = I_4 \sqrt{\frac{I_3}{I_1}}$$

The circuit calculates the square root of the quotient of the two inputs.

$$I_{in} = A \sin \omega t$$

$$I_1 = |dI_{in}/dt| = Aw \cos \omega t$$

$$I_3 = | \int I_{in} dt | = \frac{A}{\omega} \cos \omega t$$

$$\therefore I_{out} = I_4 \sqrt{\frac{I_3}{I_1}} = I_4 / \omega$$

inversely

Output current is proportional to the input frequency.

Let  $I_t = (I_2 - I_{out})$  = bias current for  $\Phi_1, \Phi_2, \Phi_3, \Phi_4$

$I_A$  must remain positive to keep these devices forward biased, thus  $I_2 > I_{out(\max)}$

(10)

Figure 4b:

$$I_3^2 = I_1(I_1 + I_2) \quad I_4^2 = I_2(I_1 + I_2)$$

$$I_3^2 = I_1^2 + I_1 I_2 \quad I_4^2 = I_2^2 + I_1 I_2$$

$$I_3^2 - I_4^2 = I_1^2 - I_2^2 = (I_1 - I_2)(I_1 + I_2)$$

$$I_3^2 + I_4^2 = I_1^2 + 2I_1 I_2 + I_2^2 = (I_1 + I_2)^2$$

$$(I_1 - I_2) = \frac{(I_3^2 - I_4^2)}{(I_1 + I_2)} = \frac{I_3^2 - I_4^2}{(I_3^2 + I_4^2)^{1/2}}$$

$$I_3 = I_A |\cos \omega t| \quad I_4 = I_A |\sin \omega t|$$

$$I_1 - I_2 = \frac{I_A^2 \cos^2 \omega t - I_A^2 \sin^2 \omega t}{(I_A^2 \cos^2 \omega t + I_A^2 \sin^2 \omega t)^{1/2}}$$

$$= \frac{I_A^2 (\cos^2 \omega t - \sin^2 \omega t)}{I_A}$$

$$= I_A (\cos^2 \omega t - \sin^2 \omega t)$$

$$= I_A (\cos^2 \omega t - (1 - \cos^2 \omega t))$$

$$= I_A (2 \cos^2 \omega t - 1)$$

$$= I_A (1 + \cos 2\omega t - 1)$$

$$= I_A \cos 2\omega t$$

The circuit is a frequency doubler

(10)

$$5. \dot{x}_1 = -\omega_0 x_2 + \omega_0 u_1$$

$$\ddot{x}_2 = \omega_0 x_1 - \frac{\omega_0}{Q} x_2 + \omega_b u_2$$

$$y = x_2$$

$$\ddot{x}_2 = \omega_0 \dot{x}_1 - \frac{\omega_0}{Q} \dot{x}_2 + \omega_b \dot{u}_2$$

$$\ddot{x}_2 = \omega_0 (-\omega_0 x_2 + \omega_0 u_1) - \frac{\omega_0}{Q} \dot{x}_2 + \omega_b \dot{u}_2$$

$$\ddot{x}_2 + \omega_0^2 x_2 + \frac{\omega_0}{Q} \dot{x}_2 = \omega_0^2 u_1 + \omega_b \dot{u}_2$$

Taking Laplace Transform:

$$X_2(s) [s^2 + \omega_0 Q + \omega_0^2] = \omega_0^2 U_1(s) + \omega_b s U_2(s)$$

$$Y(s) = X_2(s)$$

$$\therefore \frac{Y(s)}{U_1(s)} = \frac{\omega_0^2}{s^2 + \omega_0 Q + \omega_0^2} \quad \text{if } U_2 = \emptyset \quad \text{LowPass}$$

$$\frac{Y(s)}{U_2(s)} = \frac{s \omega_0}{s^2 + \omega_0 Q + \omega_0^2} \quad \text{if } U_1 = \emptyset \quad \text{Bandpass.}$$

$U_1$  = Input for lowpass +f

$U_2$  = Input for bandpass +f.

The input which is not being 'utilised' will generally be a dc current to maintain dc bias conditions.

13

$$\text{Let } X_1 = I_0 e^{U_1/V_T} \quad X_2 = I_0 e^{U_2/V_T}$$

$$\dot{X}_1 = \frac{X_1}{V_T} \dot{V}_1 \quad \dot{X}_2 = \frac{X_2}{V_T} \dot{V}_2$$

$$U_1 = I_S e^{W_1/V_T} \quad U_2 = I_S e^{W_2/V_T}$$

$$\Rightarrow \frac{X_1}{V_T} \dot{V}_1 = -\omega_0 X_2 + \omega_0 U_1$$

$$\frac{X_2}{V_T} \dot{V}_2 = \omega_0 X_1 - \frac{\omega_0}{Q} X_2 + \omega_0 U_2$$

$$\Rightarrow C \dot{V}_1 = -C \omega_0 V_T \frac{X_2}{X_1} + C V_T \omega_0 \frac{U_1}{X_1}$$

$$C \dot{V}_2 = C V_T \omega_0 \frac{X_1}{X_2} - C V_T \omega_0 \frac{U_2}{X_2}$$

$$\text{Let } I_0 = C V_T \omega_0$$

$$\Rightarrow C \dot{V}_1 = -I_0 \cdot \exp(V_2 - V_1) / V_T + I_S \exp(U_{11} - V_1) / V_T$$

$$C \dot{V}_2 = I_0 \exp(V_1 - V_2) / V_T - \frac{I_0}{Q} + I_S \exp(U_{12} - V_2) / V_T$$

$$\text{Let } I_0 = I_S \exp(V_0/V_T)$$

$$\Rightarrow C \dot{V}_1 = -I_S \exp(V_2 + V_0 - V_1) / V_T + I_S \exp(U_{11} - V_1) / V_T$$


$$C \dot{V}_2 = I_S \exp(V_1 + V_0 - V_2) / V_T - \frac{I_0}{Q} + I_S \exp(U_{12} - V_2) / V_T$$

(8)

(4)

$$Y = X_2 = I_o e^{V_2/V_T} = I_s \exp(V_2 + V_0)/V_T$$

CIRCUIT DIAGRAMS :



For B.P operation, we can remove \$U\_2\$ stage.

for B.P. operation, \$U\_1\$ stage must be present for ⑧

$$I_0 = C \omega_0 V_T \quad ; \quad \omega_0 = \frac{I_0}{C V_T}$$

$$\begin{aligned} I_0 &= 10 \mu\text{F} \cdot 2\pi (10 \times 10^6) 25 \times 10^{-3} \\ &= 15.7 \mu\text{A.} \end{aligned} \quad (2)$$

6 (a) Two  $N$ -port networks ( $A$  &  $B$ ) must satisfy the following relationship in order to be adjoint networks:

$$\sum_{n=1}^N \{ V_{A_n} I_{B_n} - I_{A_n} V_{B_n} \} = \emptyset$$

where  $V_{An}$  = voltage at  $n^{th}$  port of network  $A$ , etc. (2)

(i) Resistor

$$V_A = I_A \cdot R_A, \text{ one port}$$

$$V_A \cdot I_B - I_A V_B = 0$$

$$\frac{V_A}{I_A} = \frac{V_B}{I_B} \therefore \frac{V_B}{I_B} = R_A$$

The adjoint network is a resistor of the same value. (2)

(ii) Nullor



$$V_A = [V_{A1} \ V_{A2}] = [0 \ x]$$

$$I_A = [I_{A1} \ I_{A2}] = [0 \ x]$$

$$V_{A1} I_{B1} - I_{A1} V_{B1} + V_{A2} I_{B2} - I_{A2} V_{B2} = \emptyset$$

$$0 \cdot I_{B1} - 0 \cdot V_{B1} + x \cdot I_{B2} - x V_{B2} = \emptyset$$

$\left\{ \begin{matrix} x \\ x \end{matrix} \right.$

$\left\{ \begin{matrix} x \\ x \end{matrix} \right.$

$\left\{ \begin{matrix} \emptyset \\ \emptyset \end{matrix} \right.$

$\left\{ \begin{matrix} \emptyset \\ \emptyset \end{matrix} \right.$   $[x = \text{ANY VALUE!}]$


$$\text{Thus } V_B = [V_{B1} \ V_{B2}] = [x \ 0]$$

$$I_B = [I_{B1} \ I_{B2}] = [x \ 0]$$

Nullor, but with input & output ports interchanged. (2)

17

(iii)



$$\begin{aligned} V_A &= \begin{bmatrix} V_{A1} & V_{A2} \end{bmatrix} = \begin{bmatrix} V_{in} & V_{in} \end{bmatrix} \\ I_A &= \begin{bmatrix} I_{A1} & I_{A2} \end{bmatrix} = \begin{bmatrix} 0 & X \end{bmatrix} \end{aligned}$$


$$V_{A1} \cdot I_{B1} - I_{A1} \cdot V_{B1} + V_{A2} \cdot I_{B2} - I_{A2} \cdot V_{B2} = \emptyset$$

$$V_{in} \cdot I_{B1} - 0 \cdot V_{B1} + V_{in} \cdot I_{B2} - X \cdot V_{B2} = \emptyset$$

$\left. \begin{matrix} \\ X \end{matrix} \right\} X$        $\left. \begin{matrix} \\ \emptyset \end{matrix} \right\} \emptyset$

$$V_{in} \cdot I_{B1} + V_{in} \cdot I_{B2} = \emptyset \quad |B1 = -I_{B2}$$


$$\therefore \begin{aligned} V_B &= \begin{bmatrix} V_{B1} & V_{B2} \end{bmatrix} = \begin{bmatrix} X & 0 \end{bmatrix} \\ I_B &= \begin{bmatrix} I_{B1} & I_{B2} \end{bmatrix} = \begin{bmatrix} I_{in} & I_{in} \end{bmatrix} \end{aligned}$$



(2)

Unity gain current amp with input = port 2 & output = port 1.

Adjoint of Sallen-Key Filter:



(5)

$$(b). \quad V_{in} = V_{be1} - V_{be2}$$

(i) In the absence of an input signal  $V_{in}$ ,  $I_{C2} \approx I_{C4}$ .

$$\text{Also } I_{C1} \approx I_{C3}$$

$$\text{Thus } V_{be1} + V_{be3} = V_{be2} + V_{be4}$$

$Q_1$  &  $Q_4$  are matched,  $Q_2$  &  $Q_3$  are matched,

$$\therefore I_{C1} = I_{C2} = I_{C3} = I_{C4} = I_B$$


$$V_{in} = V_T \ln \left( \frac{I_B}{I_{sp}} \right) - V_T \ln \left( \frac{I_B}{I_{sn}} \right) = V_T \ln \left( \frac{I_{sp}}{I_{sn}} \right)$$

'DC' offset which will vary with temp.

(ii) Small signal input resistance,  $R_{in} = R_{C2} // R_{C3}$

$$= \frac{V_T}{I_{C2}} // \frac{V_T}{I_{C3}}$$

To reduce  $V_{in}$  &  $R_{in}$  simultaneously:



$$V_{in} = U_{be1} - U_{be2}$$

$$U_{be2} = V_T \ln(I_{C2}/I_{Sn})$$

$$U_{be}(Q_2) = V_T \ln(I_{C2}/I_{Sn}) \quad [\text{Matched to } Q_2]$$

$$I_C(Q_b) = I_{Sp} \cdot \exp\left(\frac{U_{be}(Q_2)}{V_T}\right) = I_{Sp} \cdot \exp\left[\ln \frac{I_{C2}}{I_{Sn}}\right]$$

$$= \frac{I_{Sp} \cdot I_{C2}}{I_{Sn}}$$

$$I_C = k(Q_b) \quad \therefore U_{be1} = V_T \ln\left(\frac{k(Q_b)}{I_{Sp}}\right)$$

$$= V_T \ln\left(\frac{I_{C2}}{I_{Sn}}\right)$$

$$\text{i.e } U_{be1} = U_{be2}$$

Thus  $V_{in}$  &  $r_{in}$  are reduced to zero.

(12)