



Advanced Electronic Devices - 2003 Answers

1. a) (GaAs) MESFET (Metal Semiconductor Field Effect Transistor)
 b) n - GaAs layer
 c) Gate recess allows to reduce the contact resistance of the source & drain by the thick n⁺ GaAs layer, while keeping the required threshold voltage.
 d) (i) Ohmic contact




(ii) Schottky contact



- e) For depletion mode operation in n-channel device, the value of the threshold voltage $V_{th} \leq 0$. At $V_{th} = 0$ channel just depleted $\Rightarrow a_{min}$ (minimum channel width).

Expression of threshold voltage :

$$V_{th} = V_{bi} - \frac{e N_D a^2}{2 \epsilon_0 \epsilon_s}$$



$$V_{th} = (\phi_b - \phi_n) - \frac{e N_D a^2}{2 \epsilon_0 \epsilon_s}$$

$$V_{th} = 0 \Rightarrow a_{min}^2 = \frac{2(\phi_b - \phi_n) \epsilon_0 \epsilon_s}{e N_D}$$

$P_{min} = P_{in}$

$$\phi_n = \frac{E_c - E_F}{e}$$

$$n \approx N_c \exp\left[-\frac{E_c - E_F}{kT}\right]$$

$$\Rightarrow \frac{E_c - E_F}{e} = \frac{kT}{e} \ln\left[\frac{N_c}{n}\right] \approx \frac{kT}{e} \ln\left[\frac{N_c}{N_d}\right]$$

$$\begin{cases} \phi_n = kT/e \ln\left[\frac{N_c}{N_d}\right] \\ \phi_b = \phi_m - \chi_s \end{cases}$$


$$\begin{cases} \phi_n = 0.026 \ln\left[\frac{4.7 \cdot 10^{17} \text{ cm}^{-3}}{10^{17} \text{ cm}^{-3}}\right] = 0.04 \text{ V} \end{cases}$$

$$\phi_b = 3.57 - 3.05 = 0.52 \text{ V}$$


$$a_{min} = \sqrt{\frac{2 \cdot 0.52 \text{ V} \cdot 8.85 \cdot 10^{-14} \frac{\text{F}}{\text{cm}} \cdot 10}{1.6 \cdot 10^{-19} \text{ C} \cdot 10^{17} \text{ cm}^{-3}}}$$

$$a_{min} \approx 7.59 \cdot 10^{-6} \text{ cm} = 75.9 \text{ nm}$$

2. a) by dry thermal oxidation in oxygen atmosphere
 b) to ensure good ohmic contact (low contact resistance).
 c) (i) at source side



(ii) at drain side (Note: pinch-off @ drain side)



- d) Velocity saturation will occur before the voltage V_{DS} is equal to $V_{DS} = V_{GS} - V_{th}$. This results in:
- 1^o] Saturation of the current I_{DS} will happen @ V_{DS} values lower than $V_{DS} = V_{GS} - V_{th}$ for pinch-off
 - 2^o] The current I_{DS} will be lower for the same V_{DS} value

e) For $V_{DS} = 2V > V_{GS} - V_T = 2 - 1 = 1V$
 \Rightarrow saturation.

$$I_{DS} = \frac{\mu_e W C_{ox}}{L} \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

In saturation $V_{DS} = V_{GS} - V_{th}$

$$\bar{I}_{DS}^{sat} = \frac{\mu_e W C_{ox}}{2L} \left[(V_{GS} - V_{th})^2 \right]$$

Intrinsic transconductance

$$g_m^{int} = \frac{d \bar{I}_{DS}^{sat}}{d V_{GS}} = \frac{\mu_e W C_{ox}}{L} (V_{GS} - V_{th})$$

Extrinsic transconductance is caused by voltage drop

across R_s : $\bar{I}_{DS} R_s$
 $\Rightarrow V_{GS}^{appplied} = V_{GS}^{int} + R_s \cdot I_{DS}$

$$\frac{d V_{GS}^{app}}{d I_{DS}} = \frac{d V_{GS}^{int}}{d I_{DS}} + R_s$$

$$\frac{1}{g_m^{ext}} = \frac{1}{g_m^{int}} + R_s$$

$$g_m^{ext} = \frac{g_m^{int}}{1 + g_m^{int} \cdot R_s}$$

$$\Rightarrow g_m^{ext} = \frac{\mu_e W C_{ox} (V_{GS} - V_{th})}{L (1 + \frac{\mu_e W C_{ox} (V_{GS} - V_{th})}{L})}$$


$$g_m^{int} = \frac{500 \cdot 50 \cdot 10^{-4} \cdot 8.85 \cdot 10^{-12} \cdot 4}{2 \cdot 10^{-4} \cdot 10 \cdot 10^{-7}} \cdot 1$$

$$C_{ox} = \frac{\epsilon_0 \epsilon_r}{C_{ox}} \quad g_m^{int} = 0.0044 \text{ S}$$



$$g_m^{ext} = \frac{0.0044}{1 + 0.0044 \cdot 100} = 0.0031 \text{ S}$$

3. a) SiMOS allow a good control of the thickness of the Si film on top of the buried oxide.

b)



c) * Parasitic capacitances due to the ohmic contacts (S & D)



$$A_{SOI} < A_{bulk}$$

Since $C \propto A$.


$$C_{SOI} < C_{bulk}$$

* The capacitance C_{ds} in the bulk is non-existent in SOI.

d) Because leakage current paths via the substrate are non-existent in SOI.

e) (i) 8


(ii)



L = gate length (= height of fin)

- (iii) If the width of the fin is sufficiently small, a fully depleted structure results, then no charge redistributions can occur in the undepleted parts of the fin which might influence the threshold voltage. If the width of the fin is narrow, a better gate control results.

4. a) A composition gradient in the base adds drift to the usual diffusion current only \Rightarrow the transit time through the base reduces, therefore cut-off frequency increases.
- b) The gain of a bipolar transistor is limited by the amount of carriers (holes in an n-p-n transistor) flowing out of the base into the emitter. In an HBT the potential barrier in the valence band is larger than in a BJT. Therefore the emitter injection efficiency in an HBT is larger than in a BJT and thus also the gain.



- d) Emitter current crowding. Due to the voltage drop in the base region, the voltage at the centre of the emitter contact is smaller than at the edge. This means that the current will mainly flow the edge of the emitter.

$$\beta_{BJT} = \frac{\mu_e L_e N_{D_E}}{\mu_h W_B N_{A_B}}$$

$$\beta_{HBT} = \beta_{BJT} \exp\left(\frac{\Delta E_g}{kT}\right)$$

$$10 \exp\left(\frac{\Delta E_g}{kT}\right) = 10 \Rightarrow \beta_{BJT} = 50$$

$$\frac{2 \cdot 10^{-4} \cdot 10^{18}}{W_B N_{A_B}} = 50 \Rightarrow W_B N_{A_B} = 4 \cdot 10^{12} \text{ cm}^{-2}$$

Diffusion capacitance:

$$C_{\text{diff}} \propto W_b^2$$

$$C_{\text{diff}} \propto I_e$$

$$\Rightarrow \text{general expression: } C_{\text{diff}} = C_0 W_b^2 \cdot I_e$$

$$\Rightarrow \begin{cases} 8 \cdot 10^{-12} \text{ F} = C_0 W_b^2 \cdot 10^{-2} \text{ A} \\ 4 \cdot 10^{-12} \text{ F} = C_0 W_b^2 \approx 10^{-3} \text{ A} \end{cases}$$


$$\Rightarrow \begin{cases} W_b \approx 1 \mu\text{m} \\ C_0 \approx 0.08 \end{cases} \quad \text{Base width}$$

$$W_b \cdot N_{AB} = 4 \cdot 10^{12} \text{ cm}^{-2}$$

$$N_{AB} = \frac{4 \cdot 10^{12} \text{ cm}^{-2}}{10^{-4} \text{ cm}} = 4 \cdot 10^{16} \text{ cm}^{-3}$$

$$\boxed{N_{AB} = 4 \cdot 10^{16} \text{ cm}^{-3}} \quad \text{Base doping}$$

Base spreading resistance



$$r_{bb} \approx \frac{p_{\text{base}} \cdot d_{EB}}{W_B \cdot t_e}$$

$$p_{\text{base}} = \frac{1}{\sigma_{\text{base}}} \approx \frac{1}{\sigma_e} = \frac{1}{e N_{AB} \mu_e}$$


$$r_{bb} = \frac{d_{EB}}{e N_{AB} W_B \mu_e t_e} = \frac{2 \cdot 10^{-4}}{1.6 \cdot 10^{19} \cdot 4 \cdot 10^{12} \cdot 500 \cdot 10^{-2}} = 62.5 \Omega$$

$$\boxed{r_{bb} = 62.5 \Omega}$$

5. (a) portable applications (e.g. computers, mobile phones) work on batteries and need low power consuming circuits.
 In sub-threshold : currents & voltages are small
- (b) Because below threshold , diffusion currents become important. These diffusion currents are due to charge gradients along the channel.
- (c) The sub-threshold voltage swing is the maximum gate voltage swing for which the log I_D s in sub-threshold is linear.
- (d) Because off-current are lower in SOI
- (e) In sub-threshold operation the mobility of the carriers is decreasing, degrading the FET performance.
 The carrier mobility in buried channel Si:SiGe FETs is
 $\begin{cases} \text{1}^{\circ}\text{J} \text{ higher for all } V_G \text{ compared to Si FETs} \\ \text{2}^{\circ}\text{J} \text{ the degradation of the carrier mobility in subthreshold is less fast than for the Si FETs} \end{cases}$

(f) DTMOS

(ii)



\rightarrow the gate is tied to the bulk

(ii) In this device the threshold voltage is a function of the gate voltage. As the gate voltage increases the threshold voltage drops resulting in a higher current drive for low supply voltages. On the other hand, V_T is high at $V_{GS} = 0$, therefore leakage current is low.

The sub-threshold swing reaches its ideal value.

(g)

