DEPARTMENT OF ELECTRICAL	AND ELECTRONIC	ENGINEERING
EXAMINATIONS 2004		

EEE/ISE PART II: MEng, BEng and ACGI

## **COMPUTER ARCHITECTURE**

Tuesday, 11 May 2:30 pm

Time allowed: 2:00 hours

There are FOUR questions on this paper.

**Answer THREE questions.** 

All questions carry equal marks

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s): W. Luk, W. Luk

Second Marker(s): S.C. Drossopoulos, S.C. Drossopoulos

## Section A (Use a separate answer book for this Section)

- 1 a Provide the diagram of a circuit that generates a single token for initialising implementations produced by a hardware compiler based on the token-passing method.
  - Explain how an assignment statement and a concurrent assignment statement can be implemented in hardware using the token-passing method. Both should take a single cycle to complete. Your circuit diagrams should clearly indicate the *start* input for the token to enter, and the *finish* output for the exit of the token.
  - c Describe, with the use of a circuit diagram, how an assignment statement that takes N cycles where N>1 can be implemented in hardware using the token-passing method. Explain the benefit of this approach.
  - d Describe, with the use of a circuit diagram, how a WHILE-loop can be implemented in hardware using the token-passing method. Explain how a FOR-loop can be implemented in hardware using a WHILE-loop.
  - e Provide the diagram of a circuit for the following program, based on the token-passing compilation method:

```
int_8 X
int_8 Y
SEQ
X := 1
FOR Y=1 TO 3
X := X+Y
```

Your solution should minimise the number of cycles.

The five parts carry equal marks.

- 2a Show how a halfadder can be built using a two-input and-gate and a two-input xor-gate, and show how a fulladder can be implemented using halfadders.
  - b Design a circuit that takes as input an N-bit unsigned number X and a 1-bit number Y and produces X + Y. It must not contain fulladders. Draw a diagram for this circuit for N = 4.
  - c Design a circuit that counts the number of one's in an N-bit number. For instance given 10110, it produces 011. Your design must not contain fulladders. Draw a diagram for this circuit for N=4.
- d Design a circuit, containing N fulladders, that takes as input an N-bit unsigned number and multiplies it by 5. Draw a diagram for this circuit for N = 4.

The four parts carry, respectively, 20%, 20%, 30%, and 30% of the marks.

## **Section B** (Use a separate answer book for this Section)

3a Your objective is to execute the following program as fast as possible, ignoring virtual memory effects.

```
int B[X],i,Sum=0;  /* 32 bit ints */
B[0]=0; B[1]=X;
for(i=2;i<X;i++){ /* loop1 */
   B[i]=B[i-1]+B[i-2];
}
for(i=0;i<X;i++){ /* loop2 */
   Sum = Sum + B[i];
}</pre>
```

- i) Assume X=1000, and you can pick your first level cache, specify the minimum size of a direct-mapped cache in order to minimize cache misses and execution time.
- ii) Rewrite the program above to minimize the size of the optimal cache. How large a cache do we need now?
- Assume direct mapped caches with 128 byte cache blocks (lines), 8Kbytes first level cache with 1 clock cycle access time, a second level cache of size 1MByte and 10 clock cycles access time and 100 clock cycles to access main memory. Assume you need to execute loop1 in part (a) 1,000 times for each X in [0, 300000]. Draw a graph with X on the x-axis, and expected execution time on the y-axis.
- c Suggest ways to redesign the caches in part (b), to improve expected execution time for different values of X.

The three parts carry, respectively, 40%, 40%, 20% of the marks.

- Assume a 32 bit virtual memory space, direct-mapped TLB with 8 byte blocks, total size of 128 entries (addresses), and a page size of 1Mbyte. Draw a figure representing the TLB and show which bits of the virtual byte address go to index and tag ports and how the physical address in the case of a machine with 128MByte main memory is generated. Show the bit-widths for all fields and addresses. What is the total size of the TLB implementation in bits? How does this TLB explore spatial locality?
- b Show the final state of the TLB described in part (a) after the following read and write accesses. Show only the relevant lines of the TLB. Accesses are given in the following format: rd(hex word address) and wr(hex word address, value) rd(0x12345678), wr(0x9abcdef0, 0x11223344), rd(0x12345680), rd(0x9abcd888), wr(0x11223355, 0x12345678), rd(0x11223300).
- c Usually caches are indexed by the physical address. How about building a memory system where the cache is indexed by the virtual address? List an advantage and a disadvantage of this approach.

The three parts carry, respectively, 50%, 30%, 20% of the marks.

Depar	tment of Computing Exam	inations — 2003–2004 Session	Confidential
MODEL ANSWER and MARKING SCHEME			
First E	Examiner WL	Paper Code CZ10 = EZ-13	,
Secon	d Examiner Oskar	Question 1 Page 1 ou	t of 4
Questi	ion labels in left margin	Mark allocations in	right margin
a	[]-\[]-\(\frac{1}{2}\)-\(\frac{1}\)-\(\frac{1}{2}\)-\(\frac{1}{2}\)-\(\frac{1}{2}\)-\(\frac{1}	D register must be instindised to zero	4
b.	assignment s $\chi = E$ $E \rightarrow C$	Solvent Solve	
<b>C</b> .	X: = E S-D-D		4
	Benefit e may Cr will provide	ntain long critical path, so additional register a delay of (N-1) cycles for e to become stable	rs 4
d	While Edo P	$ \begin{array}{c} \text{(For } I =   \text{ to } N) \\ \text{(bo } P) \\ = \left( \begin{array}{c} \text{While } I \leq N \\ \text{PAR } P \\ \text{I := I+I} \end{array} \right) $	4
e	SEQ X:= 1 FOR Y = 1 TO 3 X:= X+Y SEQ X,Y:= 1,1 WHICE Y \( \le 3 \) PAR PAR PAR Y:= Y+1	THE PART OF THE PA	4

Departi	ment of Computing Examinations —	2003–2004 Session Confidential		
MODEL ANSWER and MARKING SCHEME				
First Ex	aminer W(	Paper Code C210 = E213		
Second	Examiner Blav	Question 2 Page 2 out of 4		
Questio	n labels in left margin	Mark allocations in right margin		
α	tant c    xiv     vs    hadd	WS halls of		
Ь		J result		
<i>C</i> .	o the true of the contract of	To autjut  6		
J.	o Haut Ifout	the state of the s		

Depa	artment of Computing Examinations — 2003–200		dential
	MODEL ANSWER and M		
	Examiner oskar	Paper Code C210=E2.13	
	econd Examiner wl Question 3 Page 3 out of 4		
Ques	stion labels in left margin	Mark allocations in right	margin
3a	(i) 4Kbytes (ii)		3
	<pre>int B[X],i,Sum=0; B[0]=0; B[1]=X; for(i=2;i<x;i++){ *="" +="" b[i]="B[i-1]+B[i-2];" b[i];="" loop?="" pre="" sum="Sum" }<=""></x;i++){></pre>	l */	4
	no cache needed, or size=0		1
b	Execution Time		
	levell cache size X=2K  The slope part of the function is in factorious in factorious control of the function is in factorious control of the function control of the f	level2 X cache size X=256K et a staircase reflecting 128 byte cache	7
c	make caches set-associative.		2
	Just keep 1 cache and make cache just	st the right size, i.e.4X bytes, minimizing	2

Depar	ortment of Computing Examinations — 2003–2004 Session	Confidential				
MODEL ANSWER and MARKING SCHEME						
First E	Examiner oskar Paper Code C210=E2.13					
Secon	nd Examiner wl Question 4 Page 4	out of 4				
Questi	tion labels in left margin Mark allocation	s in right margin				
4a	32 bit virtual address					
:	5bit tag 6bit 20 bit page index	3				
1 bit blockoffset 1 valid bit						
	64 indexed 5bit tag 32 bit 32 bit rows address 1 address 2	3				
Spatial locality is explored by cache block size of 8 bytes, holding 2 addresses. Use lower 27 bits of physical address (address 1 or address 2) to access 128MBytes main memory.						
b	Row (index) 17: tag=2 valid=1 Row (index) 21: tag=19 valid=1 Row (index) 9: tag=2: valid=1					
	Each row holds 2 correct physical addresses.  Note that not all accesses create new entries in the TLB!					
С	Advantage: can start accessing cache in parallel with TLB Disadvantage: Aliasing problem, 2 virtual addresses can point to same physical a but they would have 2 separate entries in the cache.	address 4				