

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE  
UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING  
EXAMINATIONS 2001

EEE PART II: M.Eng., B.Eng. and ACGI

**ANALOGUE ELECTRONICS II**

Monday, 4 June 2:00 pm

There are **FIVE** questions on this paper.

Answer **THREE** questions.

Time allowed: 2:00 hours

**Corrected Copy**

*N<sub>2</sub>NE*

Examiners: Toumazou,C. and Papavassiliou,C.

1. Use the circuit of *Figure 1a* to confirm Miller's theorem by deriving expressions for the input and output admittance of the network. [6]

For the circuit of *Figure 1b* apply Miller's theorem to estimate the high frequency, small signal – 3dB bandwidth of the amplifier, given the following transistor data for a collector current of 1mA:

$$V_{BE(on)} = 660 \text{ mV}$$

$$\beta = 100$$

$$I_S = 9.45 \times 10^{-15} \text{ A}$$

$$kT/q = 26 \text{ m V at room temperature,}$$

$$E_a = 100$$

$$r_{b'b}$$


$$= 50 \Omega$$

$$C_{b'c} = 2 \text{ pF}$$


$$f_T = 430 \text{ MHz}$$

Assume the input side of the amplifier dominates the bandwidth.

[14]



*Figure 1a*



*Figure 1b*

2. *Figure 2* shows a single-stage inverting CMOS voltage amplifier.

The CMOS process has the following parameters:

NMOS

$$K_N = 20 \mu A/V^2$$

$$\lambda_N = 0.01$$

$$V_{T_N} = +2V$$

PMOS

$$K_P = 10 \mu A/V^2$$

$$\lambda_P = 0.02$$


$$V_{T_P} = -2V$$

Given that the process has a fixed transistor gate length, show that the small signal voltage gain of the amplifier is given by

$$A_v = -94.3 (W_1/W_2)^{1/2}$$

Where  $W_1$  and  $W_2$  are the channel widths of NMOS transistor Q1 and PMOS transistor Q2 respectively. You may assume a value of  $V_{bias} = 2V$  and you may further assume that the d.c. value of  $V_{in}$  is appropriate for correctly biasing the amplifier. [15]

Finally, what is meant by the BODY EFFECT of the transistor and what precautions are taken to reduce the effect in a practical circuit such as that of *Figure 2*? [5]



*Figure 2*


3. Briefly explain what is meant by the terms 'cascoding' and 'bootstrapping' when applied to CMOS amplifiers. [6]

*Figure 3* shows a single-cascode, inverting CMOS amplifier. Using simplified small-signal models for each FET prove that the output conductance of the amplifier is given by:

$$g_{\text{out}} \approx [(g_{o1} g_{o2})]/g_{m2} + [(g_{o4} g_{o3})/g_{m3}]$$

where  $g_o$  is the output conductance and  $g_m$  the transconductance of the FET. State any assumptions you make. [10]

Given that the threshold voltage of the PMOS device is -2 V, estimate the maximum positive output swing of the amplifier of *Figure 3*. [4]



*Figure 3*

4. Give two reasons why it is necessary in analogue electronics to create current-sources and current-sinks with high output resistance. [2]

*Figure 4* shows the circuits of two current sources each biased appropriately with a voltage  $V_B$ . Calculate the small-signal output resistances of the current sources of *Figure 4(a)*, and *Figure 4(b)*, using the appropriate transistor data given below. You may assume that the current source connected to the emitter of Q1 (*Figure 4(a)*) and to the source of M1 (*Figure 4(b)*) has an incremental output resistance of  $100 \text{ k}\Omega$  at a bias current of  $1\text{mA}$ . Assume  $V_T$ , the transistor thermal voltage, is  $26 \text{ mV}$  at room temperature. [12]

Finally, sketch typical circuits of a Widlar, Cascode and Wilson current mirror and give one advantage and disadvantage of each. Explain qualitatively how the action of negative feedback in the Wilson current-mirror increases output resistance. [6]

**Transistor data:**


**BJT:**  $\beta = 100 @ 1\text{mA}$

$E_a = 100\text{V}$

**MOSFET:**  $\lambda = 0.02$

$W/L = 10$

$K_N = 20\text{mA/V}^2$



*Figure 4*

5. Show how the combination of a common-emitter and common-base amplifier helps to break the conflict between voltage gain and bandwidth in a single stage amplifier. [6]

Sketch the large signal voltage gain characteristic of a MOSFET common-source amplifier with active load. Describe the various regions of the curve, in particular, the region best suited for linear analogue amplification. [4]

Explain why the small signal voltage gain of the FET in saturation increases if the drain current is reduced. [2]


Sketch a suitable single-stage CMOS voltage amplifier which will give a bandwidth BW of

$$BW = [(g_{o1}g_{o2}/g_{m2}) + g_{o3}]/[2\pi C_L]$$


where  $g_o$  is device output conductance and  $C_L$  is the effective amplifier load capacitance. Assume all devices are operating in the high gain saturation region and the amplifiers bandwidth is dominated by the output of the amplifier. [3]

Finally, comment on the amplifiers phase margin and show how it is effected by a reduction in load capacitance  $C_L$ . [5]

1.



Equivalent circuit.



$$I_f = Y_1 V_1 = -Y_2 V_2$$


$$\text{Dividing } I_f, \quad Y_1 V_1 = Y(V_1 - V_2)$$

$$\therefore Y_1 = Y(1 - V_2/V_1) \quad Y_1 = Y(1 - A) - \text{(1)}$$

Similarly

$$Y_2 = Y(1 - V_1/V_2) \quad \text{--- (2)}$$

1 and 2 confirm Ohm's theorem. — (3)



— (4)

To calculate  $I_C = I_S \exp[V_{BE(on)} / V_T]$   
 $= 1 \text{ mA}$

$$\therefore f_m = (1/2\pi) s, r_{ce} = \frac{100}{1} \text{ k}\Omega$$

$$\beta/f_m \approx 2.6k, r_{l'b} = 50$$

Bandwidth due to noise

$$f_{P1} = 1/2\pi R_{IN} C_{IN} \Rightarrow R_{IN} = (R_s + r_{ID})/\beta/f_m \\ = 100/2.6 \text{ k}\Omega \approx 96$$

$$C_{IN} = C_{b'e} + C_{b'c}(1+A) \\ \rightarrow 437 \text{ pF} \quad - \textcircled{4}$$

$$A = V_o/V_{b'e} \approx f_m R_L, R_L' = r_{ce}/r_L \\ = 6k/1100k \\ = 5.66k$$

$$A = -27.7 \rightarrow \text{require } C_{b'e}$$

$$\text{From } f_T = f_m/2\pi(C_{b'e} + C_{b'c}) \quad - \textcircled{4}$$

so  $C_{b'e}$  can be estimated as  $12.23 \text{ pF}$

$$\text{and so } C_{IN} = 449.6 \text{ pF}$$

$$\therefore f_{P1} = 3.69 \text{ MHz} \quad - \textcircled{2}$$

20/20

2/

$$Av = -gm / (g_{o1} + g_{o2})$$

$$\begin{aligned} gm &= 2\sqrt{\beta \cdot ID} \\ (g_{o1} + g_{o2}) &= (t_1 + t_2)ID \end{aligned} \quad \left\{ Av = -\frac{2}{(t_1+t_2)} \frac{\beta}{ID} \right.$$

$$\text{Since } ID = \beta_2 (|V_{SS}| - V_T)^2$$

$$\text{Then } Av = -\frac{2}{(t_1+t_2)} \sqrt{\frac{\beta_1}{\beta_2}} \cdot \frac{1}{(|V_{SS}| - V_T)}$$

$$\text{Since } V_{Bias} = 2V, |V_{SS}| = 3V \quad - \textcircled{10}$$


$$\Rightarrow (V_{SS} - V_T) = 1V$$

$$\therefore Av = \frac{-2}{0.03} \sqrt{2 \frac{W_1}{W_2}} \quad \begin{array}{l} \text{Assuming} \\ \text{equal L} \end{array}$$

$$= -94.3 \left( \frac{W_1}{W_2} \right)^{1/2} \quad - \textcircled{5}$$

### Body effect


The MOSFET is a four terminal device



Parasitic junctions (PN) exist between Body and Channel and so substrate should be connected more negative than source in N-channel and more positive than source in P-channel.

$V_{BS}$  voltage is generated in  $V_T$  and is referred to as the Body effect.


$$V_T = V_{TO} + \beta \left[ \sqrt{-V_{BS} + 2\alpha F} - \sqrt{2\alpha F} \right] \quad - \textcircled{5}$$

Question 3CASCADE

(cascode)


Cascoding is a technique which uses a common-base / common-gate transistor to keep the collector / drain of a common-emitter / common-source transistor at an 'almost' constant voltage  $V_x$ .

The input Miller capacitance is reduced from  $C_{IN} = (1 + g_m R_C) C$  to  $C_{IN} \approx 2C$  where  $g_m R_C$  is the open-circuit voltage gain of  $T_1$  and the assumption is that  $g_m 1 = g_m 2$ . The output resistance of the cascoded device also increases since the drain current of  $T_1$  stays 'almost' constant over variation in output voltage! - ③

Bootstraping


Analogous bootstraping is a technique used to ensure that both ends of a device are held at the same potential resulting in drain current zero.

'current through the device and thus very high output resistance. The technique is seriously used to break high quiescent current sources' - ③



$T_2$  Bootstrap  $T_1$   
by ensuring that the  
source and drain  
of  $T_1$  are held at  
the same potential

Consider the bottom half of Figure 3



(or show that

$$\frac{V_0}{I_0} \approx \text{Rout Bottom}$$

$$\frac{V_0}{I_0} = g_{m2} r_{ds2} r_{ds1}$$

$$= g_{m2}^2 / (g_{s1} \cdot g_{s2})$$

This can be derived

$$\text{from } V_x = I_0 r_{ds1} \quad ①$$

$$I_0 = -g_{m2} V_x + \frac{(V_0 - V_x)}{r_{ds1}} \quad ②$$

Sols ① into ② gives  
the above result.

Since the top-half will give a  
similar result, then it can  
simply be shown that

$$\text{Rout Top} = g_{m3}^2 / g_{s3} g_{s4}$$

In terms of  $G_{out}$

$$\text{then } G_{out} = G_{oT} + G_{oB}$$

$$= \left[ \frac{g_{o1} g_{o2}}{8m\alpha} + \frac{g_{o3} g_{o4}}{8m\beta} \right]$$

Assume  $V_{IN} = 0$ , driving output. - (10)

### Output swing

$$V_{SD}(4) = (V_{SS} - V_{TH}) \text{ (max)}$$

$$V_{SD} = (4 - 2) = 2V$$

$$\text{Source of } Q_3 = 8V$$

$$\therefore V_{SD}(3) = 3V$$

$$\therefore V_{SD}(2) = (3 - 2) = 1V$$

Minimum voltage across  $Q_3$  and  $Q_4$   
= 3V  $\therefore$  maximum

$$\text{swing} = (10 - 3) = \underline{\underline{7VOLTS}}$$

Assume equal size devices. - (4)

Total  $\frac{20}{20}$


4/. Main reason for creating current sources and current sinks

- High gain amplifier stages
- Precise current mirror
- High resolution with minimal silicon
- Large current with low power supply voltage.

(2)

### Output resistance

Fig 4(a)



$$r_{\text{e}} = 10 [100k // r_{\pi}]$$

$$V_o = (I_o + \text{gm}V_e) r_{\text{e}} + V_e$$

$$\approx I_o r_{\text{e}} + V_e (\text{gm}r_{\text{e}} + 1)$$

$$\approx I_o [r_{\text{e}} + \text{gm}r_{\text{e}} (100k // r_{\pi})]$$

$$\approx I_o [\text{gm}r_{\text{e}} (100k // r_{\pi})]$$

$$\approx V_o / I_o \approx R_{\text{out}} = \text{gm}r_{\text{e}} (100k) / r_{\pi}$$

$$r_{\pi} \approx r_{\text{e}} \approx \beta / \text{gm} \Rightarrow \text{gm} I_o / V_T \\ = 0.038 \Omega$$


$$r_{JT} = 2.6315 \text{ kN}$$

$$- r_{ce} \approx (E_a / 1 \text{ mA}) \approx 100 \text{ kN}$$

$$- R_{out} = 9.73 \text{ Mn.}$$

- ⑥

4(b)



Since result on BJT

$$R_{out} = V_o / I_o$$

=  $8m r_{ds}(100k)$ , since no bias

$$R_{out} = [8m / (110)] \times 100k \quad r_{JT} \Rightarrow \infty$$


$$\delta m = 2\sqrt{\beta I_D} \Rightarrow \beta = \frac{k\omega}{Q_L} = 100 \times 10^6 \text{ A/V}^2$$

$$\approx 6.32 \times 10^{-4}$$

$$R_{out} = 3.162 \text{ M}\Omega$$


- ⑥

WILSON




High speed  
low accuracy

CASCOOR



WILSON



- (3)

High output R

reduced swing

finité beta  
error

small  $\beta$  error

high output  
R

Wilson


High output R through negative feedback.  
Change in output  $V_o$  will change  $I_o$   
Increasing  $V_{be1}$  &  $V_{be2}$  (negative feedback)

Since  $I_{in}$  constant,  $I_{b3}$  reduced,  
base voltage of  $Q_3$  reduces col  $I_{c3} = I_o$   
reduces. e.g. current held almost constant  
independent of output voltage.

- (3)


$2/I_{ao}$

Au 5/



- ③

The CB amplifier when used as a current-follower (current is out) will work upto the  $f_T$  of the transistor. No Miller capacitance across gain stage if  $R_L$  sufficiently high then bandwidth is dominated by  $Y_{gm}$  and  $[C_{bc} + C_{be}]$





CB stage holds X node rising keeping voltage swing low.  $C_{be}$  of CE only sees  $2V_{IN}$  (assuming  $\beta_{m1} = \beta_{m2}$ ).

Thus Miller gain is 2 and is constant.


$A = \beta m R_L \rightarrow$  set independently of Bandwidth determined by  $[2(C_{bc} + C_{be})]$

- ③



Highest linear gain  
region - Region for small signal  
Voltage gain.

④



$$\begin{aligned} \text{Av} &= g_m \\ g_m &= 2 \sqrt{\beta I_D} \\ g_m / r_{ds} &\approx \gamma I_D \end{aligned} \quad \left. \begin{array}{l} I_D \text{ is} \\ \text{constant} \\ \text{drain current.} \end{array} \right\}$$


$$\frac{g_m}{g_0} \approx \frac{2 \sqrt{\beta}}{1} \frac{I_D}{I_D} = 1$$

②

∴  $\frac{g_m}{g_0}$  proportional to  $\sqrt{I_D}$

$$\frac{g_m}{g_0} \quad || \quad " \quad || \quad I_D$$


$$\frac{g_m}{g_0} \quad || \quad " \quad || \quad \sqrt{I_D}$$



(F)

Bandwidth dominated by output pole,  $f_p$ .

A



(F)

As  $C_L$  is reduced,  $f_{p1}$  increases and approaches  $f_{p2}$  reducing phase difference between  $180^\circ$  and unity gain phase.