

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE
UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
EXAMINATIONS 2000

EEE PART II: M.Eng., B.Eng. and ACGI

ANALOGUE ELECTRONICS II

Tuesday, 6 June 2000, 2:00 pm

There are FIVE questions on this paper.

Answer THREE questions.

All questions carry equal marks.

Time allowed: 2:00 hours

Corrected Copy

corrected
Q5

Examiners: Prof C. Toumazou, Dr C. Papavassiliou

1. The approximate large signal model of the MOSFET can be represented by

$$I_D = (K_W/L)[(V_{GS} - V_T) - (V_{DS}/2)]V_{DS}(1 + \lambda V_{DS}).$$

Under what operating conditions does the MOSFET exhibit a square-law between I_D and V_{GS} ? Derive this square law relationship from the above expression.

Figure 1 shows a single-stage inverting CMOS voltage amplifier. Sketch a typical large signal voltage gain transfer characteristic of the amplifier. Identify clearly on your curve the particular operating mode of each transistor when V_{in} is increased from 0V to V_{DD} . In particular identify the region and operating conditions for the highest, linear voltage gain of the amplifier.

Assuming operation in the linear high gain region, calculate the voltage gain of the amplifier of *Figure 1* given that V_{bias} is 2 volts.

The CMOS process has the following parameters:

<u>NMOS</u>	<u>PMOS</u>
$K_N = 20 \mu\text{A/V}^2$	$K_p = 10 \mu\text{A/V}^2$
$\lambda_N = 0.01$	$\lambda_p = 0.02$
$V_{T_N} = 2\text{V}$	$V_{T_p} = -2\text{V}$

Assume the process has a fixed transistor length $L=10 \mu\text{m}$ and that the width of the NMOS transistor is $W_1 = 40 \mu\text{m}$, and for the PMOS transistor $W_2 = 20 \mu\text{m}$. You may also assume that the DC value of V_{in} is appropriate for correctly biasing the amplifier.




Figure 1

2. The circuit of *Figure 2(a)* is a typical common-emitter amplifier. Sketch and label the small signal high frequency hybrid Π model of the amplifier. Apply Miller's theorem to derive approximate expressions for the amplifier's small signal voltage gain and input -3dB bandwidth. Clearly state any assumptions you make. Assume all a.c. coupling capacitors are short-circuits at the frequency of interest.

Transistor data:

$$\beta = 100 \quad E_a = 100 \text{ V} \quad r_{b'b} = 50 \Omega \quad C_{b'c} = 2 \text{ pF}$$

where β is the current gain (also known as h_{fe}), E_a is the Early voltage, $r_{b'b}$ is the base spreading resistance and $C_{b'c}$ is the reverse-biased collector-base junction capacitance.

A graph of transition frequency F_T versus collector current for the transistor is shown in *Figure 2(b)*. You may assume that the thermal voltage V_T of the transistor is 26 mV, and $V_{BE} = 0.6 \text{ V}$.




Figure 2 (a)




Figure 2(b)

3. Figure 3(a) shows a single-stage inverting CMOS voltage amplifier, and Figure 3(b) is a corresponding high frequency small signal macromodel of the amplifier.

The CMOS process has the following parameters:

<u>NMOS</u>	<u>PMOS</u>
$K_N = 20 \mu A/V^2$	$K_p = 10 \mu A/V^2$
$\lambda_N = 0.01$	$\lambda_p = 0.02$
$V_{T_N} = +2V$	$V_{T_p} = -2V$
$C_{gdN} = 0.02 pF$	$C_{gdP} = 0.02 pF$
$C_{bdN} = 0.05 pF$	$C_{bdP} = 0.01 pF$

Assume the process has a fixed transistor length $L = 10 \mu m$ and that the width for the NMOS transistor is $W_1 = 50 \mu m$, and for the PMOS transistor $W_2 = 100 \mu m$. You may also assume that the d.c. value of V_{in} is appropriate for correctly biasing transistor M_1 .

By inspection of the amplifier of Figure 3(a) calculate values of all the small signal parameters shown in the macromodel of Figure 3(b), and then use the model to calculate the small signal bandwidth of the amplifier. Assume an Oxide Capacitance $C_{ox} = 3.5 \times 10^{-4} pF/\mu m^2$ and an amplifier load capacitance $C_L = 0.05 pF$. Assume also that the amplifier approximates a single dominant pole response up to its unity-gain frequency.




Figure 3(a)




Figure 3(b)

4. Figure 4 shows two bipolar current-mirrors. Briefly explain the operation of each current-mirror, identifying all sources of error contributing to current transfer inaccuracy.

Assuming identical transistor current gain β for each device, prove that the finite beta error for the current-mirror of Figure 4(b) is approximately $2/\beta^2$ and qualitatively explain how the action of negative feedback increases the output resistance of this current-mirror compared with the current-mirror of Figure 4(a).




Figure 4(a)




Figure 4(b)

5. Briefly explain what is meant by the following terms when used in analogue circuit design :-

bootstrapping
cascoding
phase-margin

Figure 5 shows a single-stage inverting CMOS voltage amplifier. Using simplified models for each FET prove that the output conductance, g_{out} , of the amplifier operating in saturation is given by

$$g_{out} = [(g_{o1} g_{o2}/g_{m2}) + g_{o3}]$$

stating clearly any assumptions you make.

Calculate the maximum positive and negative output swing of the amplifier.
Finally, what is meant by the body effect in CMOS circuits ?

V_T not specified
Verbal correction
at $\approx 3.30 \mu m$








Figure 5

(Q1) Condition for square-law is $(V_{GS} - V_T)$ curve.

(Q4) $V_{DS} \geq (V_{GS} - V_T)^{\frac{Id}{2}}$  $Id = \frac{kW}{L} \cdot (V_{GS} - V_T)^2$



(Q6) Load Characteristic



Region for maximum small signal gain.

To calculate voltage Gain \Rightarrow

(Q3) $V_{GSA} = -3V, V_T = 12mV \Rightarrow Id = \beta = \frac{kW}{2L} = 4 \times 10^{-5} A$


$$A = -gmR_{out} = -gm / (g_{o1} + g_{o2})$$

(Q4) $= -2\sqrt{\beta \cdot Id} / Id(\lambda_1 + \lambda_2)$

$$gm = 4 \times 10^{-4} A/V$$

$$\therefore A = 4 \times 10^{-4} / (4 \times 10^{-5})(0.03)$$

(Q3) $A = -66.66 \times 2 = -133$




Midband voltage gain

$$V_o/V_s = (V_o/V_{BE}) (V_{BE}/V_s)$$

$$V_o/V_{BE} \approx A_m = -8mR_L'$$

To calculate I_{CQ} from biasing




$$A_m = -\frac{1.6}{2.6} \times (62.5/6/4)k$$

5 $A_{m2} = -147 \leftarrow$ used to Miller multiply (V_o/C) to input and output.

Q2 (cont)

4/2

Input attenuation



$$V_{TH} = \frac{8k/18k}{100 + 8k/18k} \approx 0.975V_s$$

$$R_{TH} = 100//4k \approx 97.5k$$

$$\frac{V_{V'e}}{V_{TH}} = \frac{1.625k}{1.625k + 50 + 97.5} \approx 0.916$$

Since $V_{TH} = 0.975V_s$

$$\frac{V_{V'e}}{V_s} = 0.894 \Rightarrow \frac{V_o}{V_s} \approx -147 \times 0.894$$

②

$$A = -131.5$$

Input $-3dB$ bandwidth $f_{-3dB} = \frac{1}{2\pi R_W C_W}$

To calculate C_W requires Cble
from data sheet spec

$$I_C @ 1.62mA \Rightarrow f_T = 500MHz$$

4cf/12

E2.2

Q2 cont

S₁₂


(3) Since $f_T = \frac{gm}{2\pi(Cb'e + b'c)} \Rightarrow Cb'e = 17.6 \text{ pF}$.

$$\therefore C_{IN} = [17.6 + (1 + A_m)2] \text{ pF} = 313.6 \text{ pF}$$

(3) $R_i = ((R_{TH} + 50) // 1.625)k \approx 135.2k$

$$\therefore f_{-3dB} = 3.75 \text{ kHz}$$

20



Bias current $I_D = \beta (V_{SS} - V_T)^2$

$|V_{SS}|_2 = 3V$, $|V_T| = 2V \Rightarrow I_D = \frac{I_{EW}}{2L} = 5 \times 10^5 A.$

$R_{IN} = R_S = 50 \Omega$, $C_{IN} = [C_{GS} + C_{GD1}(1+A)]$
 $(C_{GS} = 2/3WLCOX = 2/3 [500N_0^{-12}] 3 \cdot 5 \times 10^4 \times 10^{-12}$
 $= 0.12 \mu F$

$$A = -g_m R_{out} = -g_m / (g_{D1} + g_{D2})$$

$$= -2 \sqrt{\beta I_D} / (I_D + V_T + \lambda_P)$$

$$\Rightarrow \boxed{g_m = 1 \times 10^{-4}}$$

$$\therefore A = 1 \times 10^{-4} / (5 \times 10^5) \times 0.02$$

$$= -\underline{66.66}$$

$C_{IN} = 0.12 \mu F + (66.66 \times 0.02) \mu F$
 $\approx 1.353 \mu F$

$$R_{out} = 1 / (5 \times 10^5 \times 0.03) = 66.67 k\Omega$$

$$C_{out} = C_L + (d_{b1} + (b d_{21} + (s d_{21} + (1 + 1/A)(d_{21})) d_{21})$$

$$= 0.05 + 0.05 + 0.01 + 0.02 + (1 + 1/66.66) 0.02$$

$$\approx 0.15 \mu F$$

f_{-3dB} smaller of

$\frac{7}{12}$

f_{p2} or f_{p1}

$$f_{p1} = \frac{1}{2\pi RSC_{in}} = 2.35 \text{ GHz}$$

③ $f_{p2} = \frac{1}{2\pi R_{out}C_{out}} = \boxed{1.59 \text{ MHz}}$ → xx.


TOTAL

$$\frac{20}{20}$$

Q4

x
12

Simple Widlar Mirror



$$\frac{I_O}{I_{IN}} = 1 + \frac{\Delta V_{BE} - 2}{V_T} + \frac{\Delta V_{CE}}{E_a}$$


δ_1 = finite Beta error due to base current of Q_1 and Q_2

δ_2 . ΔV_{BE} errors due to processing mismatch between two transistors

δ_3 = ΔV_{CE} error due to Early Voltage at different operating V_{CE} s.

(5)

Improved Widlar Mirror



δ_2 - same as Widlar.

δ_3 = reduced by negative feedback.

δ_1 = reduced through negative feedback.

Q4 forms a negative feedback loop around Q1 and Q2 and reduces the finite Beta error. Consider first the mechanism for increasing R_{out} .

(5)

Assume collector voltage of Q4 increases slightly causing I_{out} to increase due to finite Early voltage of Q_4 . If I_{out} increases E_{22}

Collector current of Q₂ increases, causing
 $\frac{9}{12}$
 V_{be1} and V_{be2} to increase (Feedback).
 Since I_{Dn} is assumed constant then as
 I_{C2} increases I_D must reduce, V_{be2}
 reduces, I_{C1} and hence I_0 reduces
 (out by the initial increase. Net result is
 a constant current source.

(5)

To estimate the reduction in finite
 Beta error,

$$I_x = \left(\frac{\beta+1}{\beta} \right) I_0, \quad I_y = \left(\frac{\beta}{\beta+2} \right) I_x = \left(\frac{\beta+1}{\beta+2} \right) I_0$$

$$\begin{aligned} I_{Dn} &= I_y + \frac{I_0}{\beta} = I_0 \left[\frac{\beta+1}{\beta+2} + \frac{1}{\beta} \right] \\ &= I_0 \left[\frac{\beta(\beta+1) + \beta + 2}{\beta(\beta+2)} \right] = I_0 \left[\frac{\beta^2 + 2\beta + 2}{\beta^2 + 2\beta} \right] \end{aligned}$$

$$\approx \boxed{1 - 2/\beta^2}$$

(5)

Finite Beta error has reduced
 by a factor of Beta.

$$\frac{20}{20}$$



Q5

Bootstrapping

14/12

The term coined for the situation when the two sides of an impedance/admittance are held at the same potential (a.c.) so that potential across impedance ≈ 0 . Simulates high impedance. As one side moves up by dV the other side follows hence term bootstrapping.

(3)

Cascoding

Cascoding ensures collector-emitter/drain-source voltage almost constant with variations in output swing

\therefore Output current stays virtually constant through high output resistances. Also since voltage variation across C is minimized, 'C' can charge up a lot faster hence dV/dt increased and so dominant pole is reduced. With FET another dominant pole is at the output so the phase margin is improved. With a BJT the dominant pole is at the input, gain-bandwidth conflict broken since gain of cascode set by load and transconductance gains.


(3)

Ans Cont

Phase Margin

11/12

Margin of Safety. Phase difference between phase shift at frequency which causes the loop-gain of the system to be unity at 180 degrees. e.g




$$\left(\frac{A}{1+AB} \right) \Rightarrow |BA| = 1 \quad \underline{\text{oscillates}}$$

$$\theta(AB) = 180^\circ$$

(3)

Equivalent circuit for figure 5



(4)

$$g_{out} = F_1/V_0 + F_2/V_0 = I_1/V_0 + g_{03}$$

Q.5
cont.

Equations

12
12

$$I_1 = -g_m v_i + (V_o - V_i) g_{o2}$$

$$I_1 = -g_m v_i + (V_o g_{o2}) - g_{o2} v_i$$

$$\therefore I_1 \left[1 + \frac{g_m + g_{o2}}{g_{o1}} \right] = V_o g_{o2}$$

Assuming $g_m \gg g_{o2}$ and $g_m / g_{o1} \gg 1$

Then $I_1 \left(\frac{g_m}{g_{o1}} \right) = V_o g_{o2}$


OR

$$\frac{V_o}{I_o} = \frac{g_m}{g_{o2} g_{o1}} \Rightarrow \boxed{g_{out} = \frac{g_{o1} g_{o2}}{g_m} + g_{o3}}$$

④

Body Effect

The MOSFET is a 4-terminal device



Parasitic junctions (pn) exist between Body and Channel. Substrate should be connected to more negative potential than Source.

V_{BS} voltage is generated in V_T and is referred to as the Body effect.

$$V_T = V_{TO} + \delta \left[\sqrt{V_{BS}} + 2\phi_F - \sqrt{2\phi_F} \right]$$

③

100120/20

12 of 12

EZ.2