

Paper Number(s): **E1.2**
ISE1.2

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE
UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
EXAMINATIONS 2001

EEE/ISE PART I: M.Eng., B.Eng. and ACGI

DIGITAL ELECTRONICS I

Wednesday, 13 June 10:00 am

There are FIVE questions on this paper.

Question 1 is compulsory.

Answer THREE questions, including Question 1.

Time allowed: 2:00 hours

Clarke 700
6/9/

Examiners: Naylor,P.A. and Coonick,A.H.

[Question 1 is compulsory]


1. a) State De Morgan's Theorem and hence minimise the function [4]

$$f = A \cdot \bar{B} \cdot C + B \cdot C + A \cdot \bar{C}.$$

- b) Which one of the following statements best describes the expression 'setup time'? [4]

- (i) The amount of time a clock signal must wait before making a transition,
- (ii) The period of time before a clock transition during which the input data can't change,
- (iii) The interval of time prior to a clock transition during which a change in data could cause metastability,
- (iv) The time taken for a device to arrive in a stable state,
- (v) The duration of time taken by a device for its output to respond to changes in its input.

- c) Determine the Boolean function f . [4]



- d) An 8-bit microprocessor register contents is displayed as \$A1 where \$ indicates hexadecimal. What is the corresponding decimal value assuming 2's complement binary format? [4]

Convert the decimal number 3.14 into BCD.

Convert the decimal number 3.25 into single precision binary floating-point format.

- e) Draw the Karnaugh map of the following function: [4]

$$f = A \cdot \bar{B} + C(\bar{D} \oplus (A \oplus B)) + A \cdot \bar{C} \cdot D$$

State the number of gates required to implement this function, not counting inverters.

2. a) Describe the architecture of PALs with the aid of one or more illustrative diagrams. [4]

Indicate clearly how a PAL device would be programmed to implement a full adder. [4]

- b) A 64x1-bit ROM is programmed as indicated in the table below. Deduce a minimal Boolean expression for the output in terms of the inputs. [7]

	Col 0 Cells 0-7	Col 1 Cells 8-15	Col 2 Cells 16-23	Col 3 Cells 24-31	Col 4 Cells 32-39	Col 5 Cells 40-47	Col 6 Cells 48-55	Col 7 Cells 56-63
Row 0	1	1	0	0	0	0	0	0
Row 1	1	0	0	0	0	0	0	0
Row 2	0	0	0	0	0	0	0	0
Row 3	0	0	0	0	0	0	0	0
Row 4	1	0	0	0	0	0	0	0
Row 5	1	0	0	0	0	0	0	0
Row 6	0	0	0	0	0	0	0	0
Row 7	0	1	0	0	0	0	0	0

- c) Show how a multiplexer with two data inputs can be used to implement a 2-input OR gate. [5]

3. A warning indicator is to be designed using four red LEDs arranged in a line, spaced by 1.5 cm. To alert the user to danger, the LEDs are to light in the following repeating pattern.

Time Instant	LED3	LED2	LED1	LED0
1	◎	◎	○	○
2	○	◎	◎	○
3	○	○	◎	◎
4	○	◎	◎	○
5	◎	◎	○	○
6	○	◎	◎	○
Etc.				

The symbol ○ indicates the LED is off; ◎ indicates the LED is on.

Design a synchronous state machine to control the LEDs. Show the details of the design and sketch a circuit diagram of your state machine. [17]

State how you would connect the LEDs to the state machine outputs. [3]

4. Consider the number X as a 4-bit signed 2's complement binary number formed from the bits X3, X2, X1 and X0. Design a circuit to compute the square of X, giving the result also in signed 2's complement binary. Show in your design relevant truth tables and all other working. [20]
- Sketch the resulting circuit diagram of your circuit.
5. Derive the Boolean equations of a single bit comparator with input bits A, B, > and < and outputs A>B and A<B, where the inputs > and < are override inputs. Sketch the corresponding circuit diagram. [7]
- Show how your comparator can be used to compare two 4-bit signed 2's complement numbers. [7]
- Determine the best-case and worst-case time to make a 4-bit comparison if each gate (including inverters) has a propagation delay of T seconds. Give examples of bit patterns for the two 4-bit numbers which correspond to the best-case and worst-case timing. [6]

Digital Electronics I 2001 Solutions

i.a) $\overline{X \cdot Y} = \overline{X} + \overline{Y}$, $\overline{X+Y} = \overline{X} \cdot \overline{Y}$

$$\begin{aligned} f &= A\overline{B}C + BC + A\overline{C} = A(\overline{B} + \overline{C}) + BC \\ &= A(\overline{B}\overline{C}) + BC = A + BC \end{aligned}$$

b) m

c) $f = \overline{CD} + C\overline{D}P$, $P = \overline{AB} + \overline{AB} + A\overline{B}E$

d) $\$AI = 1010\ 0001 = -127 + 32 + 1 = -94$

$3.14 = 0011.00010100$ (BCD)



$3.25 = 01000.0000 \frac{101}{23 \text{ bits}} 00\dots$

e) AB

		AB					
		f	00	01	11	10	
		CD	00	0	0	0	1
		01	0	0	1	1	
		11	0	1	0	1	
		10	1	0	1	1	

2 a) PAL architecture - bookwork.

Full adder $S = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$
 $C = AB + C(A+B)$



b) 3 bits for Row, 1 bit for column.
 \uparrow
 B, C, D A

		AB				
		00	01	11	10	
		00	1	1	0	1
CD		01	1	1	0	0
		11	0	0	1	0
		10	0	0	0	0

$$f = \bar{A}\bar{C} + \bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D}$$

c)

A	B	S	Output
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Let $B = 0$ then
Output = $A + S$

3) 4 states required \Rightarrow 2 state variables
 Q_1, Q_0

Transition table:

Q_1	Q_0	Q_1^+	Q_0^+	L_3	L_2	L_1	L_0
0	0	0	1	1	1	0	0
0	1	1	0	0	1	1	0
1	0	1	1	0	0	1	1
1	1	0	0	0	1	1	0

Next-state logic:

$$\begin{array}{c}
 \begin{array}{c|cc}
 & Q_0 \\
 \hline
 Q_0^+ & 0 & 1
 \end{array} &
 \begin{array}{c|cc}
 & Q_0 \\
 \hline
 Q_1^+ & 0 & 1
 \end{array}
 \end{array}$$

$$\begin{array}{c}
 \begin{array}{c|cc}
 & Q_0 \\
 \hline
 Q_1 & 0 & 1 \\
 \hline
 0 & 1 & 0
 \end{array} &
 \begin{array}{c|cc}
 & Q_0 \\
 \hline
 Q_1 & 0 & 1 \\
 \hline
 1 & 1 & 0
 \end{array}
 \end{array}$$


$$Q_0^+ = \overline{Q_0}$$

$$Q_1^+ = Q_0 \oplus Q_1$$

Output Logic

$$L_3 = \overline{Q_1} \cdot \overline{Q_0}, \quad L_2 = \overline{Q_1} + Q_0$$

$$L_1 = Q_1 + Q_0, \quad L_0 = Q_1 \cdot Q_0$$



The LEDs will require a current of the order of a milliamp. Connect using appropriate driver.

$x_3 \ x_2 \ x_1 \ x_0$	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
0 0 0 0	0	0	0	0	0	0	0	0
0 0 0 1	0	0	0	0	0	0	0	1
0 0 1 0	0	0	0	0	0	1	0	0
0 0 1 1	0	0	0	0	1	0	0	1
0 1 0 0	0	0	0	1	0	0	0	0
0 1 0 1	0	0	0	1	1	0	0	1
0 1 1 0	0	0	1	0	0	1	0	0
0 1 1 1	0	0	1	1	0	0	0	1
1 0 0 0	0	1	0	0	0	0	0	0
1 0 0 1	0	0	1	1	0	0	0	1
1 0 1 0	0	0	1	0	0	1	0	0
1 0 1 1	0	0	0	1	1	0	0	1
1 1 0 0	0	0	0	1	0	0	0	0
1 1 0 1	0	0	0	0	0	0	0	1
1 1 1 0	0	0	0	0	0	1	0	0
1 1 1 1	0	0	0	0	0	0	0	1

$$Q7 = Q1 = 0, \quad Q6 = x_3 \cdot \bar{x}_2 \cdot \bar{x}_1 \cdot \bar{x}_0, \quad Q0 = x_0$$

	$x_1 \ x_0$			
$Q5$	00	01	11	10
00	0	0	0	0
01	0	0	1	1
$x_3 x_2$	11	0	0	0
11	0	0	0	0
10	0	1	0	1

	$x_1 \ x_0$			
$Q4$	00	01	11	10
00	0	0	0	0
01	1	1	1	0
$x_3 x_2$	01	1	0	0
11	1	0	0	0
10	0	1	1	0

$$Q5 = \bar{x}_5 \cdot x_2 \cdot x_1 \\ + x_3 \cdot \bar{x}_2 (\bar{x}_1 \cdot x_0 + x_1 \cdot \bar{x}_0)$$

$$Q4 = \bar{x}_3 \cdot x_2 \cdot x_0 + x_2 \cdot \bar{x}_1 \cdot \bar{x}_0 \\ + x_3 \cdot \bar{x}_2 \cdot x_0$$

5 of 7

E1-2

	x_1	x_0		x_1	x_0
Q_3	00	01	11	10	
00	0	0	1	0	00
$x_3 x_2$	01	0	0	0	$x_3 x_2$
11	0	1	0	0	01
10	0	0	1	0	11
				10	0


$$Q_3 = x_2 \cdot \bar{x}_1 \cdot x_0 + \bar{x}_2 \cdot x_1 \cdot x_0 \quad Q_2 = x_1 \cdot \bar{x}_0$$

Circuit diagrams follow directly from these equations

A	B	>	<	A > B	A < B
x	x	0	1	0	1
x	x	1	0	1	0
x	x	1	1	0	0
0	0	0	0	0	0
0	1	0	0	0	1
1	0	0	0	1	0
1	1	0	0	0	0

A, B		A, B									
A > B	A < B	00	01	11	10	A > B	A < B	00	01	11	10
00	0	0	0	0	1	00	0	1	0	0	0
01	0	0	0	0	0	01	1	1	1	1	1
11	0	0	0	0	0	11	0	0	0	0	0
10	1	1	1	1	1	10	0	0	0	0	0

$$A > B = \overline{A} \cdot \overline{B} + A \cdot \overline{B} \quad A < B = \overline{A} \cdot B + \overline{A} \cdot \overline{B} \cdot \overline{B}$$



If $A_3 > B_3 \rightarrow A$ is negative, b positive : $A < B$
 If $A_3 < B_3 \rightarrow A$ is positive, b negative : $A > B$
 If $A_3 = B_3 \rightarrow$ result depends on unsigned
 comparison of $A[2..0]$ with $B[2..0]$.

Implemented using 3-layer logic, each compare
 requires $3T$ seconds. Best case is A_0/B_0
 comparison only, eg. $0000/1000$, corresponding
 to $3T$ seconds. Worst case is $4 \times 3T$ seconds
 eg. $1000/0000$