Code: AE54/AC54/AT54

**Time: 3 Hours** 

ROLL NO. HUGHANNER Subject: LINEAR ICs & DIGITAL ELE

# AMIETE - ET/CS/IT (NEW SCHEME)

**JUNE 2012** 

ry.com Max. Marks: 10

PLEASE WRITE YOUR ROLL NO. AT THE SPACE PROVIDED ON EACH PAGE IMMEDIATELY AFTER RECEIVING THE QUESTION PAPER.

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q. 1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the O.1 will be collected by the invigilator after 45 minutes of the commencement of the examination.
- Out of the remaining EIGHT Questions answer any FIVE Questions, selecting at least TWO questions from each part, each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

#### 0.1 Choose the correct or the best alternative in the following:

 $(2 \times 10)$ 

a. The hexadecimal equivalent of binary number 1 1 1 0 1 1 0 1 1 1 1 0 1 0

| (A) EDEB | <b>(B)</b> 35572 |
|----------|------------------|
| (C) FB72 | <b>(D)</b> 3B7A  |

b. An operational amplifier is acting as inverting amplifier has  $R_1 = 10 k\Omega$  $R_f = 100 k\Omega$ , the gain for the amplifier is

$$\begin{array}{ccc} (A) -5 & (B) 5 \\ (C) 10 & (D) -10 \end{array}$$

c. Common Mode Rejection ratio (CMRR) is



d. The output expression for the given circuit (Fig.1)



(C) 
$$V_0 = (V_3 + V_4) - (V_1 + V_2)$$
  
(D)  $V_0 = (V_1 + V_2) - (V_3 + V_4)$   
(D)  $V_0 = (V_4 + V_1) - (V_3 + V_2)$ 

AE54/AC54/AT54/ JUNE - 2012

AMIETE - ET/CS/IT (NEW SCHEME)



(A) Antilog amplifier circuit(C) Peak clamper circuit

(B) Peak clipper circuit

(D) Log amplifier

f. The maximum +ve and -ve numbers which can be represented by using 2's complement form using n bits is

| $(\mathbf{A}) + (2^{n} - 1), -(2^{n-1} - 1)$ | $(\mathbf{B}) + 2^{n-1}, -(2^{n-1}-1)$   |
|--|--|
| (C) $+2^{n-1}, -2^{n-1},$                    | $(\mathbf{D}) + (2^{n-1} - 1), -2^{n-1}$ |

g. The parity of binary number is 1 1 0 0 1 1 0 is

| (A) Even                       | ( <b>B</b> ) Odd                         |
|--------------------------------|--|
| (C) Same as the number of bits | ( <b>D</b> ) Same as the number of zeros |

h. The output frequency of an astable multivibrator (555) is

(A) 
$$f = \frac{1}{T} = (R_A + 2R_B)C$$
 (B)  $\frac{1}{(R_A + 2R_B)C}$   
(C)  $\frac{1.45}{(R_A + 2R_B)C}$  (D)  $\frac{1}{C}$ 

i. The number of 2 to 4 decoders required to make 4 to 16 decoders are

| ( <b>A</b> ) 3 | <b>(B)</b> 2 |
|----------------|--------------|
| ( <b>C</b> ) 4 | <b>(D)</b> 5 |

j. The ring counter consisting of 5 FFs will have

| ( <b>A</b> ) 10 states | <b>(B)</b> 5 states |
|------------------------|---------------------|
| (C) $2^5$ states       | <b>(D)</b> 7 states |

## PART (A) Answer At least TWO questions. Each question carries 16 marks.

Q.2 a. List out any 8 important characteristics of an ideal operational amplifier. (8)

AE54/AC54/AT54/ JUNE - 2012

AMIETE - ET/CS/IT (NEW SCHEME)

#### Code: AE54/AC54/AT54 Subject: LINEAR ICs & DIGITAL EL

- StudentBour. b. Classify the ICs on the basis of application device used and chip complexity.
- c. In Fig. 3, given  $R_1 = 10 \text{ k}\Omega$ ,  $R_f = 100 \text{ k}\Omega$ ,  $V_i = 1 \text{ V}$ , a load of 25 k $\Omega$  is connect to the output terminal. Calculate (i)  $I_{1}$  (ii)  $V_{\mathrm{o}}$  (iii)  $I_{L}$  and total (4) current  $I_0$  into the output pin (Fig. 3).

**ROLL NO.** 

S

ty.com



- Q.3 a. Define the terms (i) Input bias current (ii) Input offset current (iii) Input offset voltage (iv) Thermal drift. (8)
  - b. (i) Define slew rate of an opamp (ii) A square wave of peak to peak amplitude 800 mV has to be amplified to a peak to peak amplitude of 8 volts, with a rise time of 5 µs or less. Can 741 be used? Explain. (8)
- Q.4 a. Find V<sub>o</sub> for the adder-subtractor circuit given in Fig. 4. Draw the equivalent circuit for the steps.



- b. Explain the operation of a practical integrator and draw the frequency response of a basic integrator showing the 0 dB gain cross over frequency. (6)
- c. Calculate  $V_0$  for the circuit, given  $V_1=5$  V,  $V_2=2$  V (Fig. 5).



AMIETE - ET/CS/IT (NEW SCHEME)

#### Code: AE54/AC54/AT54 Subject: LINEAR ICs & DIGITAL EL

- Q.5 a. Describe the operation of op-amp to generate an asymmetric square wave.
- studentBounty.com b. The basic step of a 9 bit DAC is 10.4 mV (i) If 0 0 0 0 0 0 0 0 0 represents 0 V, what is the output produced if the input is  $(1\ 1\ 1\ 1\ 0\ 1\ 1\ 1\ 1)_2$ ? (ii) What O/P voltage would be produced by a DAC, whose output range is 0 to 10 V, whose binary input number is (a)  $(1\ 0\ 0\ 1\ 1\ 1\ 1\ 0)_2$  8 bit DAC (b)  $(1\ 0\ 1\ 1\ 0)_2$  5 bit DAC (2+4)

**ROLL NO.** 

(4)

c. Draw the internal functional diagram of 555 timer.

### PART (B) Answer At least TWO questions. Each question carries 16 marks.

| Q.6 | a. | Convert the following 8421 BCD numbers to their Excess-3 code equivalent.<br>(i) 0 1 1 0 0 0 0 0 (ii) 1 0 0 0 0 1 0 0 (iii) 1 0 0 1 0 0 1 1.<br>(iv) 0 1 0 1 1 1 0 0 (iii) 1 0 0 0 0 1 0 0 (iii) 1 0 0 1 0 0 1 1. (4   |
|-----|----|--|
|     | b. | Perform the following conversations: <b>(any 6)</b><br>(i) $(1\ 1\ 0\ 1\ 0\ 1\ 1\ 0)_2 = (\_)_8$ (ii) $472_8 = (\_)_2$<br>(iii) $0.325_8 = (\_)_{10}$ (iv) $(0\ 1\ 1\ 0\ 1\ 1\ 0\ 1)_2 = (\_)_{16}$<br>(v) $(2040.125)_{10} = (\_)_{16}$ (vi) $(1\ 1\ 1\ 0\ 1.1\ 1\ 0\ 0\ 1)_2 = (\_)_{10}$<br>(vii) B3F8.1=(\_)_{10} (viii) $(325.172)_{10} = (\_)_8$ (2×6) |
| Q.7 | a. | Prove $(A+BC)=(A+B)(A+C)$ . (2)  |
|     | b. | Prove the following identity using De Morgan's theorem:<br>$\overline{y}\overline{z} + \overline{w}\overline{x}\overline{z} + \overline{w}x\overline{y}\overline{z} + w\overline{y}\overline{z} = \overline{z}(w + \overline{x} + \overline{y})$ (4)   |
|     | c. | Draw the logic circuit for the given identity: (i) $X = \overline{AB + C} + \overline{BC}$<br>(ii) $Y = \overline{AB + C} + \overline{BC}$ (4  |
|     | d. | Implement the minimized boolean expression for the function:<br>(i) $f = b \overline{c} \overline{d} + \overline{a} b d + a b d + b c \overline{d} + \overline{b} c d + \overline{a} \overline{b} \overline{c} d + a \overline{b} \overline{c} d$  |
|     |    | (ii) $f = \overline{A} \overline{B} C + B \overline{C} + \overline{A} B C + ABC$ (2×3)   |
| Q.8 | a. | Simplify the functions using K map (i) $X = \overline{A} \overline{D} + A \overline{B} \overline{D} + \overline{A} \overline{C} D + \overline{A} C D$<br>(ii) $f(W,X,Y,Z) = \sum (0,1,2,3,4,7,8,11,12,14,15)$ (8)  |
|     | b. | (i) Explain the operation of a BCD adder (ii) Subtract $(1\ 1\ 1\ 0\ 0)_2$ from $(1\ 0\ 0\ 1\ 1)_2$ using 2's complement subtraction. Also show direct subtraction for comparison. (2×4)   |
| Q.9 | a. | Write short notes on:-(i) Multiplexer(ii) Clocked JK FF(2×4)   |
|     | b. | Explain the operation of shift register counters. Aid your answer with suitabl diagram. (8)  |

AE54/AC54/AT54/ JUNE - 2012

AMIETE - ET/CS/IT (NEW SCHEME)