

Electronics

Advanced GCE **2530**

Control Circuits

Mark Scheme for June 2010

OCR (Oxford Cambridge and RSA) is a leading UK awarding body, providing a wide range of qualifications to meet the needs of pupils of all ages and abilities. OCR qualifications include AS/A Levels, Diplomas, GCSEs, OCR Nationals, Functional Skills, Key Skills, Entry Level qualifications, NVQs and vocational qualifications in areas such as IT, business, languages, teaching/training, administration and secretarial skills.

It is also responsible for developing new specifications to meet national requirements and the needs of students and teachers. OCR is a not-for-profit organisation; any surplus made is invested back into the establishment to help towards the development of qualifications and support which keep pace with the changing needs of today's society.

This mark scheme is published as an aid to teachers and students, to indicate the requirements of the examination. It shows the basis on which marks were awarded by Examiners. It does not indicate the details of the discussions which took place at an Examiners' meeting before marking commenced.

All Examiners are instructed that alternative correct answers and unexpected approaches in candidates' scripts must be given marks that fairly reflect the relevant knowledge and skills demonstrated.

Mark schemes should be read in conjunction with the published question papers and the Report on the Examination.

OCR will not enter into any discussion or correspondence in connection with this mark scheme.

© OCR 2010

Any enquiries about publications should be addressed to:

OCR Publications
PO Box 5050
Annesley
NOTTINGHAM
NG15 0DL

Telephone: 0870 770 6622
Facsimile: 01223 552610
E-mail: publications@ocr.org.uk

Question			Expected Answer	Mark	Rationale
1	(a)		General Purpose Register Holds bytes/words transferred from the accumulator Can hold values, temporary storage, etc	[1] [1]	
	(b)		Fetch-execute Cycle Sequence of CPU operations, repeated continually Identification of sequence Any two relevant points accepted	[1] [1]	
	(c)		Subroutine A separate section of a program that performs a specific function Any two from: <ul style="list-style-type: none"> • Used repeatedly • Saves on programme time • Reduces memory space • Can be used in other programmes • Called from within the main program 	[1] [1]	
	(d)		Handshaking Two-way exchange of information To synchronise	[1] [1]	Allow reference to flip-flops and input / output

Question			Expected Answer	Mark	Rationale															
2	(a)	(i)	Correct circuit symbol for a tristate Appropriate labels for input, output and enable Allow if Enable drawn as "active low"	[1] [1]																
		(ii)	<table border="1"><thead><tr><th>Enable</th><th>Input</th><th>Output</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>-</td></tr><tr><td>0</td><td>1</td><td>-</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table> Correct Input/Enable in any order (Accept "active low" truth table) Correct Output ("Undetermined" conditions must be clear for the mark to be awarded)	Enable	Input	Output	0	0	-	0	1	-	1	0	0	1	1	1	[1] [1]	Allow “float” for “undetermined”
Enable	Input	Output																		
0	0	-																		
0	1	-																		
1	0	0																		
1	1	1																		
		(iii)	Only 1 device "connected" at any one time Used to isolate stored data in memory	[1] [1]	Allow reference to multiple devices															
3	(a)	(i)	A – Gate	[1]																
		(ii)	Triac is made to conduct by sinking or sourcing current through gate When conducting, triac can only be turned off by cutting current mt1/mt2 When AC passes through zero then triac stops conducting	[1] [1] [1]																
		(iii)	AC – current passes through zero every half cycle (mains – 10ms) DC – has to be switched off to set current to zero	[1] [1]																

Question			Expected Answer	Mark	Rationale
	(b)	(i)	Use of potential divider rule Voltage at A = $(50/(50+100)) \times 6$ = 2V	[1] [1] [1]	Allow any valid rule with correct values
		(ii)	Voltage of power supply = $2.5 \times ((100+50)/50)$ = 7.5 V	[1] [1]	Allow any valid rule with correct values
		(iii)	Triac has very low resistance when conducting and much lower than that of motor High current passes through triac Fuse blows so shutting off triac as current goes to zero	[1] [1] [1]	
4	(a)	(i)	A – Thermistor	[1]	
		(ii)	As the temperature increases, the resistance of the thermistor falls Resistance of R remains the same so greater proportion of 15V supply falls across R $V_{(temp)}$ increases and potential at X rises nearer to 15V	[1] [1] [1]	
		(iii)	$V_{(ref)}$ increases and op amp saturates positively so heater turns on, raising temperature of animal house Thermistor detects higher temperature and its resistance decreases Voltage at V_- increases towards $V_{(ref)}$ value V_- reaches V_+ value thermistor still responding so V_- goes beyond $V_{(ref)}$, begins to cool and V_- begins to oscillate around $V_{(ref)}$ value	[1] [1] [1] [1] [1]	
		(iv)	When output of op amp attempts to saturate negatively, the voltage at point Q is held at -0.7V When the voltage at point Q drops below zero, the diode D becomes forward biased and in forward biased mode the diode maintains a voltage of -0.7V across itself and holds Q at -0.7V	[1] [1]	

Question	Expected Answer		Mark	Rationale
	(b)	(i)	Correct symbol for op amp with V+ connected to zero volts Correct position for resistor Correct position for capacitor	[1] [1] [1]
		(ii)	Any of the following for 1 mark, up to a maximum of 4 marks: <ul style="list-style-type: none">• avoids hunting/overload/oscillation of final temperature• output of ramp generator rises/falls with time depending on input from difference amplifier• as W and X get closer, output of difference amplifier gets smaller• rate of change of ramp generator output decreases with decreasing input• heater power increases gradually at an ever slower rate until W = X	[4]
5	(a)	(i)	Clock – an oscillator that feeds regular pulses into the CPU	[1] Allow “control operations”
		(ii)	Address Bus – carries information containing the location of data from CPU to memory	[1]
		(iii)	Data Bus – carries data to and from CPU and memory	[1] Allow reference to input / output
	(b)	(i)	Correct answer – AF	[1]
		(ii)	Correct answer – 1101 0100	[1]
	(c)		Inputs and outputs correctly labelled D and Q correctly linked with inputs and outputs respectively Enable connected to clock of each D-type	[1] [1] [1]

Question			Expected Answer	Mark	Rationale
6	(a)	(i)	Correct arrangement of inputs Correct arrangement of outputs	[1] [1]	
		(ii)	The value of RD would be set high when required (or wtte)	[1]	With reference to (a) (i) arrangement
	(b)	(i)	D-type flip-flop Accept flip-flop	[1]	
		(ii)	IO line is used to write information into cell as well as read from it (or wtte)	[1]	
	(c)	(i)	Write to cell – RD held low to tristate enable so insulating flip-flop outputs Q from bus Word on data bus is stored when WR goes high and clocks flip-flops	[1] [1]	
		(ii)	Read from cell – WR held low so flip-flop is not clocked RD goes high to enable of tristate to connect flip-flops to data bus	[1] [1]	
7	(a)		A1 F7 = reset D-type + letter A		
			A2 CE = reset D-type + letter C		
			A3 CF = reset D-type + letter E		
			A4 B7 = reset D-type + letter H	[1]	
			A5 8E = reset D-type + letter L	[1]	
			A6 E7 = reset D-type + letter P	[1]	
			A7 DB = reset D-type + letter S	[1]	

Question			Expected Answer			Mark	Rationale
	(c)		Address	Contents	Explanation		
			14	C6 A0	add keypad code to A0		Explanation required not statement of contents
			16	6F	make X = LUT address	[1]	
			17	7E	move letter code into Accumulator		
			18	32 EE	store letter code in temporary store	[1]	
			1A	3A DD	swallow number of times keypad is pressed		
			1C	C6 B0	add B0 to create address where letter code is to be stored		
			1E	6F	make X = next address in letter store	[1]	
			1F	3A EE	move letter code back into accumulator		
			21	77	store letter code in memory sequence	[1]	
			22	3A DD	reload number of key presses (or letters)		
			24	C6 01	add 1 to this number		
			26	32 DD	and restore in address DD	[1]	
			28	3A EF	swallow input and wait		
			2A	E6 07	until keypad button		
			2C	C2 28	has been released	[1]	
			2E	C3 06	return to retest for next keypad push or write button push (do not accept go to address 06 or to start)	[1]	
			Summary				
			Recover letter code from LUT and store at address EE			[1]	
			Create address where letter code is to be stored and store it in memory sequence starting from address BO			[1]	
			Wait until keypad button is released and then return to test for keypad or write button being pressed			[1]	

Question			Expected Answer			Mark	Rationale
	(d)		Address Contents Explanation 46 3E FF put FF in to accumulator 48 D6 01 decrement accumulator by 01 4A C2 48 if accumulator non-zero go to 48 Correct address and code required for each line for 1 mark Note: Explanation is not required			[1] [1] [1]	Allow count up answer Allow delay of any length
						QWC	[3]

OCR (Oxford Cambridge and RSA Examinations)
1 Hills Road
Cambridge
CB1 2EU

OCR Customer Contact Centre

14 – 19 Qualifications (General)

Telephone: 01223 553998

Facsimile: 01223 552627

Email: general.qualifications@ocr.org.uk

www.ocr.org.uk

For staff training purposes and as part of our quality assurance programme your call may be recorded or monitored

Oxford Cambridge and RSA Examinations
is a Company Limited by Guarantee
Registered in England
Registered Office; 1 Hills Road, Cambridge, CB1 2EU
Registered Company Number: 3484466
OCR is an exempt Charity



OCR (Oxford Cambridge and RSA Examinations)
Head office
Telephone: 01223 552552
Facsimile: 01223 552553

© OCR 2010